Application Accelerators: Dues ex machina?

CCGSC, Flat Rock, North Carolina

Jeffrey S. Vetter

Oak Ridge National Laboratory and Georgia Institute of Technology





Highlights

- Background and motivation
 - Current trends in architectures favor two strategies
 - Homogenous multicore
 - Application accelerators
- Correct architecture for an application can provide astounding results
- Challenges to adopting application accelerators
 - Performance prediction
 - Productive software systems
- Solutions from Siskiyou
 - Modeling assertions
 - Multi-paradigm procedure call


The Drama

- Years of prosperity
 - Increasing large-scale parallelism
 - Increasing number of transistors
 - Increasing clock speed
 - Stable programming models and languages
- Notable constraints force a new utility function for architectures
 - Signaling
 - Power
 - Heat / thermal envelope
 - Packaging
 - Memory, I/O, interconnect latency and bandwidth
 - Instruction level parallelism
 - Market trends favor 'good enough' computing Economist

Current Approaches to Continue Improving Performance

- Chip Multiprocessors
 - Homogenous multicore
 - Intel
 - AMD
 - IBM
- Application accelerators to augment general purpose multi-cores

Results from Initial Multicores Provide Performance Boost



Quad Kilo-core chips are on the way!

- 4 core chips coming
- 8 core chips likely
- **→** ??

Rapport

- Rapport currently offers a256 core chip
- Planning 1024 core chip in 2007 – Kilocore™
- Targeted at mobile and other consumer applications




Enter Application Accelerators

Optional hardware installed to accelerate applications beyond the performance of the general purpose processor


	Intel Woodcrest Dual Core	NVIDIA Quadro FX 4500 GPU	NVIDIA GeForce 6600 GPU	IBM Cell Processor	ClearSpeed Avalon
clock frequency	3.0 GHz	470 MHz	350 MHz	3.2 GHz	250 MHz
type	CPU	accelerator card	accelerator card	CPU	accelerator card
power usage	80 W	110 W	30 W	100 W	20 W
speed single / double precision	~48 GFLOPS / ~24 GFLOPS	180 GFLOPS / NA	20 GFLOPS / NA	256 GFLOPS / 25 GFLOPS	50 GFLOPS / 50 GFLOPS
typical size	CPU socket	PCIe / MXM1 card	PCIe / MXM1 card	CPU socket	PCI-X card
cooling	heatsink + fan	heatsink + fan	HS-only or HS+fan	heatsink + fan	HS-only

For Example ... Graphics Cards






For Example ... STI Cell







For Example ... ClearSpeed







For Example ... FPGAs





AMD Torrenza Ecosystem






Architectures that Match Application Requirements can offer Impressive/Astounding Performance Benefits

Geo-registration on GPU


- 700x speedup over commodity processor
- Numerous FPGA results on integer, logic, flop applications
 - 40x on Smith-Waterman
 - 10x speedup on MD
- HPCC RandomAccess on Cray X1E
 - 7 GUPS on 512 MSPs
 - 32 GUPS on 64,000 procs

Molecular Dynamics				
System	Seconds			
Cell PPE	0.425			
MTA2 w/32 procs	~0.035			
2.2GHz Opteron	0.125			
Cell w/ 8 SPEs	0.013			
GPU (7900GT)	0.012			

Video Imagery Geo-registration 2k x 2k Output



Arbitrary Kernel, 32-bit, 4-color 64x64 Image




Disruptive Technologies and the S-Curve


→ Déjà vu?

- Floating Point Systems accelerator (1970-80s)
- Weitek coprocessors (1980s)



- Flops are free
- Power and thermal envelopes are constraining designs





Significant Hurdles to Adoption for Accelerators (and multicores?)

Performance prediction

- Should my organization purchase an accelerator?
- What will be the performance improvement on my application workload with the accelerator?
- Is the accelerator working as we expect?
- How can I optimize my application for the accelerator?

Productive software systems

- Do I have to rewrite my application for each accelerator?
- How stable is the performance across systems?

Performance Modeling

Modeling Assertions Introduction

- We need new application performance modeling techniques for HPC to tackle scale and architectural diversity
 - Performance modeling is quite useful at many stages in the architecture and application development process

Existing approaches

- Manual
 - Application driven
- Automated
 - Target architecture driven
- Black box schemes—accurate but applicability to a range of applications and systems is unknown


→ Goals

- Aim to combine analytical and empirical schemes
- A framework for systematic model development performance engineering of applications
- Modular
- Hierarchical
- Separate application and system variables
- Based on 'user' or 'code developer' input—no magical solution
- Scalable—future application and system configurations

Symbolic Performance Models with MA

Modeling Assertion (MA) = Empirical data + Symbolic modeling

- Advantages over traditional modeling techniques
 - Modularity, portability and extensibility
 - Parameterized, symbolic models are evaluated with Matlab and Octave
- Construct, validate, and project application requirements as a function of input parameters



MA Framework

2npcols*(dp))

MA API in C (for Fortran & C applications With MPI)

Runtime system generate trace files Classes of API calls currently implemented and tested

```
ma(f)_subroutine_start/end
ma(f)_loop_start/end
ma(f)_flop_start/stop
ma(f)_heap/stack_memory
ma(f)_mpi_xxxx
ma(f)_set/unset_tracing
```

Source code annotation

```
Model control flow model

Symbolic model
```

```
main ()
{
    ....
    loop (NAME = conj_loop) (COUNT = niter)
    {
        loop (NAME = norm_loop) (COUNT = 12npcols)
        {
            mpi_irecv (NAME = nrecv) (SIZE = dp * 2);
            mpi_send (NAME = nsend) (SIZE = dp * 2);

        send = niter*(12npcols*(dp*2)+12npcols*(dp)+
        cgitmax*(12npcols*(dp*na/num_proc_cols)+dp*na/n
        um proc cols+12npcols*(dp)+12npcols*(dp))+12npc
```

ols*(dp*na/num proc cols)+dp*na/num proc cols+l

Post-processing toolset (in Java)


Example with MA Annotation

```
call maf def variable int('na',na)
  call maf def variable int('nonzer', nonzer)
                                                                 Input parameters: na, nonzer,
                                                                      niter and nprocs
  call maf def variable assign int('num proc cols',
     '2^ceil(log(nprocs)/(2*log(2)))', num proc cols)
  call maf loop start('conj loop', 'niter', niter)
                                                                    Derived parameters: nz,
                                                                num_proc_cols, I2cpcols and dp
  do it = 1, niter
                                                                       (size of REAL)
send = niter*(l2npcols*(dp*2)+l2npcols*(dp)+
                                                                             a loop with loop
    cgitmax*(12npcols*(dp*na/num proc cols)+
                                                                             count
   dp*na/num proc cols+12npcols*(dp)+12npcols*(dp))+
   12npcols*(dp*na/num proc cols)+
                                                                            or floating-point
   dp*na/num proc cols+12npcols*(dp))
                                                                        ation count
  call maf loop end('conj loop',it-1)
  call maf subroutine start('conj grad')
                                                                      End markers used for
  •••••
                                                                          validation
  call ma loop start('cj matvec','l2npcols',l2npcols)
     do i = 12npcols, 1, -1
        call maf mpi irecv('l2rcv','dp*na/num proc cols',
                             dp*naa/npcols, l2npcols)
 >
                                                                          Markup for subroutine
        call mpi_irecv( q(reduce_recv_starts(i)),
                                                                               invocation
                         reduce_recv_lengths(i),
 >
                         dp type,
 >
                                                                            MA MPI API call
  call maf subroutine end('conj grad')
```

Example Model Validation

NAS CG Class S: na=1400, nonzer=7 Class W: na=7000, nonzer=8 Class A: na=14000, nonzer=11 Class B: na=75000, nonzer=13 Class C: na=150000, nonzer=15

NAS SP Class S: problem_size=7 Class W: problem_size=36 Class A: problem_size=64 Class B: problem_size=102 Class C: problem_size=162





```
ma_flop:7000:7000:0.0: PASS=50: FAIL=0
opq:
ci sumred:
                ma loop:1:1:0.0: PASS=50: FAIL=0
14rcv:
             ma mpi irecv:8:8:0.0: PASS=50: FAIL=0
14snd:
             ma mpi send:8:8:0.0: PASS=50: FAIL=0
              ma_flop:1:1:0.0: PASS=50: FAIL=0
sumred:
floprhopq:
                ma flop:21001:21001:0.0: PASS=50: FAIL=0
cj rho:
             ma loop:1:1:0.0: PASS=50: FAIL=0
15rcv:
             ma mpi irecv:8:8:0.0: PASS=50: FAIL=0
15snd:
             ma mpi send:8:8:0.0: PASS=50: FAIL=0
flopbeta:
               ma flop:7002:7001:1.426E-4: PASS=6: FAIL=44
flopnzx:
            ma flop start:3503:4347:-0.194: PASS=0: FAIL=2
```

Model validation output

Computation Distribution

- Runtime distribution across loop blocks in NAS SP and CG
 - Generated using symbolic models
 - Vary important parameters, such as number of processors, apps parameters
- Unlike CG, there is not a single hotspot in SP






MPI Message Distribution Analysis

→ CG

- 65% messages in CG are 8 bytes
- Remaining over 37 Kbytes


→ SP

- 95% messages in SP are ~28 Kbytes
- Remaining 50-64 Kbytes
- Conclusion: CG requires low latency network



Speedup of NAS CG and SP on ORNL Cray XT3 system

Sensitivity of SP calculations




Sensitivity of workload requirements with respect to the SP input parameter: problem_size

Modeling Assertions with Accelerators

- MA framework provides critical information on computational intensity and data movement that is critical for mapping applications to accelerators
- MA is providing insight into DOE applications for acceleration
 - Biomolecular application: AMBER
 - Climate Modeling: POP

Mapping Amber Kernel to FPGAs




Obtained 3x application speedup on FPGA using HLL on SRC 6C MapStation.

MPPS: Multi-Paradigm Programming System

Multi-Paradigm Computing

- Several vendors are designing, even now building multi-paradigm systems
 - Along with general purpose microprocessors, a multiparadigm system may include:
 - FPGAs
 - Highly multi-threaded processors (MTA)
 - Graphics processors
 - Physics processors
 - Digital signal processors
 - Vendors include:
 - IBM, SGI, Cray, SRC, ClearSpeed, Linux Networx




Multi-Paradigm Computing Challenges

Multi-Paradigm systems offer lots of performance potential, but...

- ...it is challenging to realize that potential
 - Different APIs, different tools, different assumptions!
 - Different ISAs, SDKs
 - Explicit data movement
 - Simplistic scheduling
 - Static binding to available resources

MPPS Basis: Multi-Paradigm Procedure Call (MPPC)

- Multi-Paradigm Procedure Calls
 - Adopt highly successful RPC approach
 - Open protocol for communication within infrastructure
- MPPC runtime system
 - Runtime agent to manage access to device
 - Directory service for dynamic discovery of devices and their status
 - Local service OS on devices (if possible)
- Support for defining adaptive policies for scheduling application requests onto computing devices
 - Simple policies built-in
 - Custom policies can be driven by automated administration and performance tools



Compiler Support for MPPS

- Pragmas identify regions of code to accelerate
 - Built on Open64
 - Similar to OpenMP analysis
- Extracts code for device service
 - Device code compiled separately with device specific SDK
- Replaces original code with MPPC call
 - Marshals data; starts, waits on device

Summary


- Accelerators will continue to gain market share in one form or another
 - Expansion slots
 - On-chip accelerators which are used as necessary
- Software systems that can mask the complexity will become much more important
 - Multi-paradigm Programming System
 - Automated generation of MPPC calls
- Performance modeling and analysis will become critical for procurements, validation, and optimization
 - Modeling assertions

Acknowledgements and More Info

- ➤ This research was sponsored by the Office of Mathematical, Information, and Computational Sciences, Office of Science, U.S. Department of Energy under Contract No. DE-AC05-00OR22725 with UT-Batelle, LLC. Accordingly, the U.S. Government retains a non-exclusive, royalty-free license to publish or reproduce the published form of this contribution, or allow others to do so, for U.S. Government purposes.
- http://www.csm.ornl.gov/ft
- vetter@computer.org


Bonus Slides

Performance Stability




Performance Stability (2)

HPC Challenge ratio of Optimized over Baseline



MPI Symbolic Models


Error rate for MPI message sizes and count = 0%




Message size (bytes) and message count per MPI task for NAS MPI CG and SP benchmarks

Sensitivity Analysis: Data Generated by Symbolic Models

- Application input parameters:
 - na (array size)
 - nonzer (number of nonzero elements)
- Question: which parameter influences the workload and how?





- MA models generated the required information efficiently
- Observation: the nonzer parameter has a huge impact on computation requirements
- Also identified that nonzer has no impact on MPI communication

MPPS Research Directions

Integration with Modeling Assertions

- MA models can help MPPC make better scheduling decisions
- MPPC behavior can be fed back to improve models that are multi-paradigm aware

Multi-operation scheduling

- Instead of MPPC_FFT, MPPC_DGEMM granularity, turn over larger sequences of work to MPPC infrastructure
- More optimization opportunities
- More scheduling burden on MPPC infrastructure

MPPC API

```
int
main( int argc, char* argv[] )
   MPI_Init( argc, argv );
   MPPC Init();
   MPPC_DGEMM( a, b, s, z );
   MPPC_ZDFFT( u, v, n );
   MPPC_Finalize();
   MPI_Finalize();
   return 0;
```

Mapping, data marshaling, scheduling of specific multi-paradigm device hidden from user.

Automated static analysis and profile-directed feedback can hide conversion of applications to MPPC and optimize series of MPPC routines.