



The HPC Challenge Benchmark

<http://icl.cs.utk.edu/hpcc/>

Jack Dongarra

**Innovative Computing Laboratory
University of Tennessee
and
Computer Science and Mathematics Division
Oak Ridge National Laboratory**






High Productivity Computer Systems

**Providing a New Generation of Economically Viable
High Productivity Computing Systems**

The DARPA High Productivity Computing Systems is focused on providing a new generation of economically viable high productivity computing systems for national security and for the industrial user community. HPCS program researchers have initiated a fundamental reassessment of how we define and measure performance, programmability, portability, robustness and ultimately, productivity in the HPC domain.


A Project Sponsored by





Restricted areas are password protected
[request user name-password](#) / [change password](#) / [contact webmaster](#)

© 2004 All Rights Reserved



Productivity Team

Industry:

Mission partners:

Productivity team (Lincoln Lab lead)

PI: Kepner **PI: Lucas** **PI: Basili** **PIs: Benson, Snavelly** **PI: Dongarra**

PI: Koester **PIs: Vetter, Lusk, Post, Bailey** **PIs: Gilbert, Edelman, Ahalt, Mitchell**

Logos: IPTO, DARPA, IBM, Sun, CRAY, Office of Science, NASA, NSA, HPC, MIT Lincoln Lab, ISI, UCSB, UCSD, ICL UT, ARGONNE, UCSB, MITRE, OAK RIDGE, Los Alamos, BERKELEY LAB, LCS Ohio State, CODESOURCERY



Motivation for Additional Benchmarks

- ♦ From Linpack Benchmark and Top500:
"no single number can reflect overall performance"
- ♦ Without HPL Linpack only peak will be reported
- ♦ Clearly need something more than Linpack
- ♦ HPC Challenge Benchmark




Goals HPC Challenge Benchmark

- ♦ Stress CPU, memory system, interconnect
- ♦ Allow for optimizations
 - Record effort needed for tuning
- ♦ Provide verification of results
- ♦ Archive results
- ♦ Requires: MPI and BLAS



Memory Access Patterns



How Will The Benchmarking Work?


- ♦ **Single program to download and run**
 - Simple input file similar to HPL input
- ♦ **Base Run and Optimization Run**
 - Base run must be made
 - User supplies MPI and the BLAS
 - Optimized run allowed to replace certain routines
 - User specifies what was done
- ♦ **Results upload via website**
- ♦ **html table and Excel spreadsheet generated with performance results**
 - Intentionally we are not providing a single figure of merit (no over all ranking)
- ♦ **Goal: no more than 2 X the time to execute HPL.**

HPCS



<http://icl.cs.utk.edu/hpcc/>

HPC CHALLENGE



- Home
- Rules
- Download
- FAQ
- Links
- Collaborators
- Sponsors
- Upload
- Results


HPC Challenge Benchmark

The HPC Challenge benchmark consists of basically 5 benchmarks;

- [HPL](#) - the Linpack TPP benchmark which measures the floating point rate of execution for solving a linear system of equations.
- [STREAM](#) - a simple synthetic benchmark program that measures sustainable memory bandwidth (in GB/s) and the corresponding computation rate for simple vector kernel.
- [RandomAccess](#) - measures the rate of integer random updates of memory.
- [PTRANS](#) (parallel matrix transpose) - exercises the communications where pairs of processors communicate with each other simultaneously. It is a useful test of the total communications capacity of the network.
- [b_eff](#) (effective bandwidth benchmark) - a set of tests to measure latency and bandwidth of a number of simultaneous communication patterns

HPCChallenge Poster [\[JPG\]](#) [\[PDF\]](#)

Coming soon FFT and Matrix Multiply



Sponsored By: DARPA DOE

May 15, 2004

Contact: hpc@icl.cs.utk.edu



Go to...

♦ <http://icl.cs.utk.edu/hpcc/>

HPC CHALLENGE



Benchmark Results

Column descriptions can be found below table

Select Benchmark Display Here

Condensed Benchmarks - Base Runs Only - generated on Wed May 19 07:15:03 2004

Computer	Processors	HPL (system performance)	PTIRANS (system performance)	*STREAM Triad (per CPU)	Random Access MPI (per CPU)	Random Ring Latency (per CPU)	Random Ring Bandwidth (per CPU)
CH/CS/PT/PS/IC/MP/IA/SD	#	Tflop/s	GB/s	GB/s	Gup/s	usec	GB/s
Cray X1							
Cray MSP 0.8GHz Cray modified 2D torus	64	0.5216	3.229	14.990	0.005210	20.34	0.94074
Cray MPT 2.2 / Oak Ridge National Laboratory / 12-01-03							
Cray X1							
X1 MSP 0.8GHz Cray modified 2D torus	60	0.5778	30.431	14.974	0.002036	20.83	1.03291
MPT 2.4 / Engineer Research and Development Center Major Shared Resource Center / 04-26-04							
Cray X1							
Cray MSP 0.8GHz Cray modified 2D torus	120	1.0810	2.480	8.498	0.001233	20.12	0.83014
Cray MPT 2.2 / Army High Performance Computing Research Center / 02-03-04							
Cray T3E							
DEC Alpha EVS 21164 0.6GHz Cray 3D torus	1024	0.0482	10.277	0.517	0.000248	12.09	0.03174
EPCC MPI / Army High Performance Computing Research Center / 02-03-04							
Cray X1							
Cray MSP 0.8GHz X1	252	2.3847	97.408	14.914	0.001887	22.27	0.42899
MPT 2.4 / Oak Ridge National Laboratory / 04-26-04							
Cray X1							
X1 MSP 0.8GHz Cray modified 2D torus	124	1.2054	39.525	14.973	0.001949	20.15	0.70857
MPT 2.3.0.3 / Army High Performance Computing Research Center (AHPCC) / 05-03-04							
HP AlphaServer SC45							
HP/Compaq/DEC Alpha 1GHz QsNet	128	0.1905	1.507	0.803	0.001333	37.31	0.02785
MPSCH Elen 3 / Pittsburgh Supercomputing Center / 11-18-03							
HP Integrity zx6000							
Intel Itanium 2 0.9GHz Myrinet 2000	128	0.3309	4.607	1.956	0.001448	32.44	0.04347
MPSCH GM / Ohio Supercomputing Center / 11-21-03							
HP (Compaq) AlphaServer SC45							
DEC Alpha 21264B (EV6.8) 1GHz Quadrics switch	404	0.6181	3.739	1.309	0.000936	39.91	0.02269
MPSCH 1.7 / Engineer Research and Development Center / 02-03-04							

HPC CHALLENGE



Benchmark Results

Column descriptions can be found below table

Select Benchmark Display Here

Condensed Benchmarks - Base Runs Only - generated on Wed May 19 07:17:34 2004

Computer	Processors	HPL (system performance)	PTIRANS (system performance)	*STREAM Triad (per CPU)	Random Access MPI (per CPU)	Random Ring Latency (per CPU)	Random Ring Bandwidth (per CPU)
CH/CS/PT/PS/IC/MP/IA/SD	#	Tflop/s	GB/s	GB/s	Gup/s	usec	GB/s
Cray X1							
Cray MSP 0.8GHz X1	252	2.3847	97.408	14.914	0.001887	22.27	0.42899
MPT 2.4 / Oak Ridge National Laboratory / 04-26-04							
Cray X1							
X1 MSP 0.8GHz Cray modified 2D torus	124	1.2054	39.525	14.973	0.001949	20.15	0.70857
MPT 2.3.0.3 / Army High Performance Computing Research Center (AHPCC) / 05-03-04							
Cray X1							
X1 MSP 0.8GHz Cray modified 2D torus	60	0.5778	30.431	14.974	0.002036	20.83	1.03291
MPT 2.4 / Engineer Research and Development Center Major Shared Resource Center / 04-26-04							
Voltare Innova 2X200 Cluster							
Intel Xeon 2.4GHz Voltare ISR 9600 InfiniBand Switch Router (fat tree)	128	0.4132	10.365	1.134	0.001112	11.84	0.15576
MVA/PTCH / Ohio Supercomputing Center / 04-29-04							
Cray T3E							
DEC Alpha EVS 21164 0.6GHz Cray 3D torus	1024	0.0482	10.277	0.517	0.000248	12.09	0.03174
EPCC MPI / Army High Performance Computing Research Center / 02-03-04							
IBM p690							
IBM Power5 690 SP Power4 1.3GHz IBM Colony II switch	504	0.9030	5.002	1.715	0.000257	367.68	0.01036
POE 3.2 / Naval Oceanographic Office / 02-03-04							
HP Integrity zx6000							
Intel Itanium 2 0.9GHz Myrinet 2000	128	0.3309	4.607	1.956	0.001448	32.44	0.04347
MPSCH GM / Ohio Supercomputing Center / 11-21-03							
IBM RS/6000 SP							
IBM Power 3 0.375GHz Colony Switch	812	0.2285	4.180	0.386	0.000283	118.71	0.00804
POE 3.2 / Army Research Laboratory / 02-02-04							
HP (Compaq) AlphaServer SC45							
DEC Alpha 21264B (EV6.8) 1GHz Quadrics switch	404	0.6181	3.739	1.309	0.000936	39.91	0.02269
MPSCH 1.7 / Engineer Research and Development Center / 02-03-04							

HPC CHALLENGE																
Benchmark Results																
Column descriptions can be found below table																
Select Benchmark Display Here																
All Benchmarks - Base Runs Only - generated on Thu May 13 09:12:11 2004																
Computer System Processor Type and Speed, Interconnect Affiliation / Submission Date	MPI	Procs	HPL (system total)	PTRANS (system total)	STREAM - single CPU				*STREAM - per CPU				Random Access			
CH/CS/PI/PS/IC/IA/SD	MPI	#	TFlop/s	GB/s	GB/s	GB/s	GB/s	GB/s	GB/s	GB/s	GB/s	GB/s	single CPU	+ Gup/s	MPI per CPU	Pos Max
Cray X1 Cray MSP 0.8GHz, Cray modified 2D torus Oak Ridge National Laboratory / 12-01-03	Cray MPT 2.2	64	0.5216	3.229	14.715	14.669	16.477	16.475	13.948	13.869	14.881	14.990	0.06165	0.06093	0.005210	9.
Cray X1 X1 MSP 0.8GHz, Cray modified 2D torus Engineer Research and Development Center Major Shared Resource Center / 04-26-04	MPT 2.4	60	0.5778	30.431	14.470	14.548	16.219	16.219	13.946	13.883	14.882	14.974	0.06377	0.06348	0.002036	9.
Cray X1 Cray MSP 0.8GHz, Cray modified 2D torus Army High Performance Computing Research Center / 02-03-04	Cray MPT 2.2	120	1.0610	2.460	7.800	7.628	9.591	9.305	6.815	6.408	8.435	8.496	0.06103	0.06033	0.001253	9.
Cray T3E DEC Alpha EV5 21164 0.6GHz, Cray 3D torus Army High Performance Computing Research Center / 02-03-04	EPCC MPI	1024	0.0482	10.277	0.462	0.430	0.496	0.516	0.463	0.430	0.496	0.517	0.00185	0.00186	0.000248	5.
Cray X1 Cray MSP 0.8GHz, X1 Oak Ridge National Laboratory / 04-26-04	MPT 2.4	252	2.3847	97.408	14.872	14.714	16.406	16.376	14.009	14.011	14.847	14.914	0.06338	0.06337	0.001887	10.
Cray X1 X1 MSP 0.8 GHz, Cray modified 2D torus Army High Performance Computing Research Center (AHPARC) / 08-03-04	MPT 2.3.0.3	124	1.2054	29.525	14.636	14.701	16.389	16.426	13.889	14.088	14.763	14.973	0.06376	0.06376	0.001949	9.
HP AlphaServer SC45 HP/Compaq/DEC Alpha 1GHz, QsNet Pittsburgh Supercomputing Center / 11-18-03	MPICH Elan 3	128	0.1905	1.507	1.495	1.493	1.658	1.660	0.719	0.715	0.799	0.803	0.00450	0.00385	0.001333	915.
HP Integrity zx6000 Intel Itanium 2 0.9GHz, Myrinet 2000 Ohio Supercomputing Center / 11-21-03	MPICH GM	128	0.3209	4.607	3.297	3.205	3.837	3.842	1.671	1.679	1.939	1.956	0.00280	0.00283	0.001448	19.
HP (Compaq) AlphaServer SC45 DEC Alpha 21264B (EV6.8) 1GHz, Quadrics switch Engineer Research and Development Center / 02-03-04	MPICH 1.7	484	0.6181	3.739	1.497	1.498	1.658	1.662	1.237	1.238	1.383	1.389	0.00449	0.00384	0.000936	9304.

Condensed Benchmarks - Base Runs Only - generated on Sat May 15 07:08:44 2004							
Computer	Processors	HPL (system performance)	PTRANS (system performance)	*STREAM Triad (per CPU)	Random Access MPI (per CPU)	Random Ring Latency (per CPU)	Random Ring Bandwidth (per CPU)
System	#	TFlop/s	GB/s	GB/s	Gup/s	usec	GB/s
Cray X1							
Cray MSP 0.8GHz Cray modified 2D torus Cray MPT 2.2 / Oak Ridge National Laboratory / 12-01-03	64	0.52156	3.22883	14.9896	0.00520955	20.3449	0.940743
Cray X1 X1 MSP 0.8GHz Cray modified 2D torus MPT 2.4 / Engineer Research and Development Center Major Shared Resource Center / 04-26-04	60	0.577779	30.4313	14.9741	0.00203643	20.8272	1.03291
Cray X1 Cray MSP 0.8GHz Cray modified 2D torus Cray MPT 2.2 / Army High Performance Computing Research Center / 02-03-04	120	1.06097	2.46034	8.49599	0.00125309	20.1151	0.830137
Cray T3E DEC Alpha EV5 21164 0.6GHz Cray 3D torus EPCC MPI / Army High Performance Computing Research Center / 02-03-04	1024	0.0481695	10.2765	0.516838	0.000247753	12.0935	0.0317446
Cray X1 Cray MSP 0.8GHz X1 MPT 2.4 / Oak Ridge National Laboratory / 04-26-04	252	2.38473	97.4076	14.9143	0.00188656	22.271	0.428985
Cray X1 X1 MSP 0.8GHz Cray modified 2D torus MPT 2.3.0.3 / Army High Performance Computing Research Center (AHPARC) / 05-03-04	124	1.20542	39.5252	14.9731	0.00194928	20.152	0.708573
HP AlphaServer SC45 HP/Compaq/DEC Alpha 1GHz QsNet MPICH Elan 3 / Pittsburgh Supercomputing Center / 11-18-03	128	0.19046	1.50668	0.802626	0.00133347	37.3113	0.0278468
HP Integrity zx6000 Intel Itanium 2 0.9GHz Myrinet 2000 MPICH GM / Ohio Supercomputing Center							




[Home](#)
[Rules](#)
[Download](#)
[FAQ](#)
[Links](#)
[Collaborators](#)
[Sponsors](#)
[Upload](#)
[Results](#)

Source Code Distribution

Here you can download the source code for the benchmark.


Version 0.5beta Archive file in tar-gzip format. Download	2003-12-01
Version 0.4alpha Archive file in tar-gzip format. Download	2003-11-13
Version 0.3alpha Archive file in tar-gzip format. Download	2003-11-05



Sponsored By: DARPA DOE


May 15 2004

Contact: hpc@cs.utk.edu



Expanded Set of Benchmarks

- ◆ Constructing a framework for benchmarks
- ◆ Developing machine signatures
- ◆ Plans are to expand the benchmark collection
- ◆ Currently working on
 - DGEMM and *DGEMM
 - FFT (1d Complex)





Future Directions

- ◆ Port to new systems
- ◆ Provide more implementations
 - Languages (Fortran, UPC, Co-Array)
 - Environments
 - Paradigms
- ◆ Other basic operations
 - Sparse matrix
 - I/O



Collaborators

- ◆ Piotr Łuszczek, U of Tennessee
- ◆ David Bailey, NERSC/LBL
- ◆ Jeremy Kepner, MIT Lincoln Lab
- ◆ David Koester, MITRE
- ◆ Bob Lucas, ISI/USC
- ◆ John McCalpin, IBM, Austin
- ◆ Rolf Rabenseifner, HLRS Stuttgart

<http://icl.cs.utk.edu/hpcc/>

