

CHAPTER 33

DENSE LINEAR ALGEBRA ON DISTRIBUTED HETEROGENEOUS HARDWARE WITH A SYMBOLIC DAG APPROACH

GEORGE BOSILCA, AURELIEN BOUTELLER, ANTHONY DANALIS, THOMAS
HERAULT, PIOTR LUSZCZEK, AND JACK J. DONGARRA

Innovative Computing Laboratory – The University of Tennessee, Knoxville, Tennessee

33.1 INTRODUCTION AND MOTIVATION

Among the various factors that drive the momentous changes occurring in the design of microprocessors and high end systems [1], three stand out as especially notable:

1. the number of transistors per chip will continue the current trend, i.e. double roughly every 18 months, while the speed of processor clocks will cease to increase;
2. the physical limit on the number and bandwidth of the CPUs pins is becoming a near-term reality;

3. a strong drift toward hybrid/heterogeneous systems for petascale (and larger) systems is taking place.

While the first two involve fundamental physical limitations that current technology trends are unlikely to overcome in the near term, the third is an obvious consequence of the first two, combined with the economic necessity of using many thousands of computational units to scale up to petascale and larger systems.

More transistors and slower clocks require multicore designs and an increased parallelism. The fundamental laws of traditional processor design – increasing transistor density, speeding up clock rate, lowering voltage – have now been stopped by a set of physical barriers: excess heat produced, too much power consumed, too much energy leaked, and useful signal overcome by noise. Multicore designs are a natural evolutionary response to this situation. By putting multiple processor cores on a single die, architects can overcome the previous limitations, and continue to increase the number of gates per chip without increasing the power densities. However, since excess heat production means that frequencies cannot be further increased, deep-and-narrow pipeline models will tend to recede as shallow-and-wide pipeline designs become the norm. Moreover, despite obvious similarities, multicore processors are not equivalent to multiple-CPU's or to SMPs. Multiple cores on the same chip can share various caches (including TLB – Translation Look-aside Buffer) while competing for memory bandwidth. Extracting performance from such configurations of resources means that programmers must exploit increased thread-level parallelism (TLP) and efficient mechanisms for inter-processor communication and synchronization to manage resources effectively. The complexity of fine grain parallel processing will no longer be hidden in hardware by a combination of increased instruction level parallelism (ILP) and pipeline techniques, as it was with superscalar designs. It will have to be addressed at an upper level, in software, either directly in the context of the applications or in the programming environment. As code and performance portability remain essential, the programming environment has to drastically change.

A thicker memory wall means that communication efficiency becomes crucial. The pins that connect the processor to main memory have become a strangle point,

which, with both the rate of pin growth and the bandwidth per pin slowing down, is not flattening out. Thus the processor to memory performance gap, which is already approaching a thousand cycles, is expected to grow by 50% per year according to some estimates. At the same time, the number of cores on a single chip is expected to continue to double every 18 months, and since limitations on space will keep the cache resources from growing as quickly, cache per core ratio will continue to diminish. Problems with memory bandwidth and latency, and cache fragmentation will, therefore, tend to become more severe, and that means that communication costs will present an especially notable problem. To quantify the growing cost of communication, we can note that time per flop, network bandwidth (between parallel processors), and network latency are all improving, but at significantly different rates: 59%/year, 26%/year and 15%/year, respectively [2]. Therefore, it is expected to see a shift in algorithms' properties, from computation-bound, i.e. running close to peak today, toward communication-bound in the near future. The same holds for communication between levels of the memory hierarchy: memory bandwidth is improving 23%/year, and memory latency only 5.5%/year. Many familiar and widely used algorithms and libraries will become obsolete, especially dense linear algebra algorithms which try to fully exploit all these architecture parameters. They will need to be reengineered and rewritten in order to fully exploit the power of the new architectures.

In this context, the PLASMA project [3] has developed new algorithms for dense linear algebra on shared memory systems based on tile algorithms. Widening the scope of these algorithms from shared to distributed memory, and from homogeneous architectures to heterogeneous ones, has been the focus of a follow-up project, DPLASMA. DPLASMA introduces a novel approach to schedule dynamically dense linear algebra algorithms on distributed systems. Similarly to PLASMA, to whom it shares most of the mathematical algorithms, it is based on tile algorithms, and takes advantage of DAGUE [4], a new generic distributed Direct Acyclic Graph Engine for high performance computing. The DAGUE engine features a DAG representation independent of the problem-size, overlaps communications with computation, prioritizes tasks, schedules in an architecture-aware manner and manages micro-tasks

on distributed architectures featuring heterogeneous many-core nodes. The originality of this engine resides in its capability to translate a sequential nested-loop code into a concise and synthetic format which it can interpret and then execute in a distributed environment. We consider three common dense linear algebra algorithms, namely: Cholesky, LU and QR factorizations, part of the DPLASMA library, to investigate through the DAGUE framework their data driven expression and execution in a distributed system. It has been demonstrated, through performance results at scale, that this approach has the potential to bridge the gap between the peak and the achieved performance that is characteristic in the state-of-the-art distributed numerical software on current and emerging architectures. However, one of the most essential contributions, in our view, is the simplicity with which new algorithmic variants may be developed and how they can be ported to a massively parallel heterogeneous architecture without much consideration, at the algorithmic level, of the underlying hardware structure or capabilities. Due to the flexibility of the underlying DAG scheduling engine and the powerful expression of parallel algorithms and data distributions, the DAGUE environment is able to deliver a significant percentage of the peak performance, providing a high level of performance portability.

33.2 DISTRIBUTED DATAFLOW BY SYMBOLIC EVALUATION

Early in the history of computing, Direct Acyclic Graphs (DAG) have been used to express the dependencies between the inputs and outputs of a program's tasks [5]. By following these dependencies, tasks whose datasets are independent (*i.e.* respect the Bernstein conditions [6]) can be discovered, hence enabling parallel execution. The dataflow execution model [7] is iconic of DAG based approaches; although it has proved very successful for grid and peer-to-peer systems [8, 9], in the last two decades, it generally suffered on other HPC system types, generally because the hardware trends favored the Single Program, Multiple Data (SPMD) programming style with massive but uniform architectures.

Recently, the advent of multicore processors has been undermining the dominance of the SPMD programming style, reviving interest in the flexibility of dataflow ap-

proaches. Indeed, several projects [10, 11, 12, 13, 14], mostly in the field of Linear Algebra, have proposed to revive the general use of DAGs, as an approach to tackle the challenges of harnessing the power of multi-core and hybrid platforms. However, these recent projects have not considered the context of distributed memory environments, with a massive number of many-core compute nodes clustered in a single system. In [15], an implementation of a tiled algorithm based on dynamic scheduling for the LU factorization on top of UPC is proposed. [16] uses a static scheduling of the Cholesky factorization on top of MPI to evaluate the impact of data representation structures. All of these projects address a single problem and propose ad-hoc solutions; there is clearly a need for a more ambitious framework to enable expressing a larger variety of algorithms as dataflow and execute them on distributed systems.

Scheduling DAGs on clusters of multi-cores introduces new challenges: the scheduler should be dynamic to address the non determinism introduced by communications; and in addition to the dependencies themselves, data movements must be tracked between nodes. Evaluation of dependencies must be carried in a distributed, problem size and system size independent manner: the complexity of the scheduling has to be divided by the number of nodes to retain scalability at large scale, which is not the case in many previous works which unroll the entire DAG on every compute node. Although dynamic and flexible scheduling is necessary to harness the full power of many-core nodes, network capacity is the scarcest resource, meaning that the programmer should retain control of the communication volume and pattern.

33.2.1 Symbolic Evaluation

There are three general approaches to building and managing the DAG during the execution. The first approach is to describe the DAG itself, as a potentially cyclic graph, whose set of vertices represents the tasks whose edges represent the data access dependencies. Each vertex and edge of the graph are parameterized, and represent many possible tasks. At runtime, that concise representation is completely unrolled in memory, in order for the scheduling algorithm to select an ordering of the tasks that does not violate causality. The tasks are then submitted in order on

the resources, according to the resulting scheduling [9]. The main drawback of this approach lies in the memory consumption associated with the complete unrolling of the DAG. Many algorithms are represented by DAGs that hold a huge number of tasks: the Dense Linear Algebra Factorizations that we use in this chapter to illustrate the DAGUE engine have a number of tasks in $\mathcal{O}(n^3)$, when the problem is of size n .

The second approach is to explore the DAG according to the control flow dependency ordering given by a sequential solution to the problem [17, 12, 18, 14]. The sequential code is modified with pragmas, to isolate tasks that will be run as atomic entities. Every compute node then executes the sequential code in order to discover the DAG by following the sequential control flow, and adding dynamic detection of the data dependency, allowing for the scheduling of tasks in parallel. Optionally, these engines use bounded buffers of tasks to limit the impact of the unrolling operation in memory. The depth of the unrolling decides the number of potential pending tasks, and has a direct impact on the degree of freedom of the scheduler to find the best matched task to be scheduled. One of the central drawbacks of this approach is that a bounded buffer of tasks limits the exploration of potential parallelism according to the control flow ordering of the sequential code. Hence, it is a mixed control/data-flow approach, which is not as flexible as a true dataflow approach.

The third approach consists of using a concise, symbolic representation of the DAG at runtime. Using structures such as a Parameterized Task Graph (*PTG*) proposed in [19], the memory used for DAG representation is linear in the number of task types and totally independent of the total number of tasks. At runtime, there is no need to unroll the complete DAG, which can be explored in any order, in any direction (following a task successors, or finding a task predecessors), independently of the control flow. Such a structure has been considered in [20, 21], where the authors propose a centralized approach to schedule computational Linear Algebra tasks on clusters of SMPs using a PTG representation and RPC calls.

In contrast, our approach, in DAGUE, leverages the PTG representation to evaluate the successors of a given task in a completely decentralized, distributed fashion. The IN and OUT dependencies, are accessible between any pair of tasks that have a dependent relation, in the successor or predecessor direction. If the task A modifies

a data d_A and passes it to task B , task A can compute that task B is part of its successors simply by instantiating the parameters in the symbolic expression representing the dependencies of A ; task B can compute that task A is part of its predecessors in the same way; and both tasks know what access type (read-write, read-only) the other tasks uses on the data on this edge. Indeed, the knowledge of the IN and OUT dependencies, accessible anywhere in the DAG execution, thanks to the symbolic representation of edges, is sufficient to implement a fully distributed scheduling engine. Each node of the distributed system evaluates the successors of tasks that it has executed, only when that task completed. Hence, it never evaluates parts of the DAG pertaining to tasks executing on other resources, sparing memory and compute cycles. Not only does the symbolic representation does allow the internal dependence management mechanism to efficiently compute the flow of data between tasks without having to unroll the whole DAG, but it also enables to discover the communications required to satisfy remote dependencies, on the fly, without a centralized coordination.

As the evaluation does not rely on the control-flow, the concept of algorithmic looking variants, as seen in many factorization algorithms of LAPACK and ScaLAPACK becomes irrelevant: instead of hard-coding a particular variant of tasks ordering, such as right-looking, left-looking or top-looking [22], the execution is now data-driven, the tasks to be executed are dynamically chosen based on the resource availabilities. The issue of which “looking” variant to choose is avoided because the execution of a task is scheduled when the data is available, rather than relying on the unfolding of the sequential loops, which enables a more dynamic and flexible scheduling. However, most programmers are not used to think about the algorithm as a DAG. It is oftentimes difficult for the programmer to infer the appropriate symbolic expressions that depict the intended algorithm. We will describe in section 33.4 how, in most cases, the symbolic representation can be simply and automatically extracted from decorated sequential code, akin to the more usual input used in code-flow based DAG engines, such as StarPU [14] and SMPSS [17]. We will then illustrate, by using the example of the QR factorization, the exact steps required from a linear algebra

programmer to achieve outstanding performance on clusters of distributed heterogeneous resources, using DAGUE.

33.2.2 Task Distribution and Dynamic Scheduling

Beyond the evaluation of the DAG itself, there are a number of major principles that pertain to scheduling tasks on a distributed system. A major consideration is toward data transfers across distributed resources, in other terms distribution of tasks across nodes and the fulfillment of remote dependencies. In many, previously cited, related projects, messaging is still explicit; the programmer has to insert either communication tasks in the DAG, or insert sends and receives in the tasks themselves. As each computing node is working in its own DAG, this is equivalent to coordinating with the other DAGs using messages. This approach limits the degree of asynchrony that can be achieved by the DAG scheduling, as sends and receives have to be posted at similar time periods to avoid messaging layer resource exhaustion. Another issue is that the code tightly couples the data distribution and the algorithm. Should one decide for a new data distribution, many parts of the algorithm pertaining to communication tasks have to be modified to fit that new communication pattern.

In DAGUE, the application programmer is relieved from the low-level management: data movements are implicit, and it is not necessary to specify how to implement the communications; they automatically overlap with computations; all computing resources (cores, accelerators, communications) of the computing nodes are handled by the DAGUE scheduler. The application developer has only to specify the data distribution as a set of immutable computable conditions. The task mapping across nodes is then mapped to the data distribution, resulting in a static distribution of tasks across nodes. This greatly alleviates the burden of the programmer who faces the complex and concurrent programming environments required for massively parallel distributed-memory machines, while leaving the programmer the flexibility to address complex issues, like load balancing and communication avoidance, that are best addressed by understanding the algorithms.

This static task distribution across nodes does not mean that the overall scheduling is static. In a static scheduling, an ordering of tasks is decided offline (usually

by considering the control flow of the sequential code), and resources execute tasks by strictly following that order. On the contrary, a dynamic scheduling is decided at runtime, based on current occupation of local resources. Besides the static mapping of tasks on nodes, the order in which tasks are executed is completely dynamic. Because the symbolic evaluation of the DAG enables implicit remote dependency resolution, nodes do not need to make assumptions about the ordering of tasks on remote resources to satisfy the tight coupling of explicit send-receive programs. As a consequence, the ordering of tasks, even those whose dependencies cross node boundaries, is completely dynamic, and depends only on reactive scheduling decisions based on current network congestion and the resources available at the execution location.

When considering the additional complexity introduced by non uniform memory hierarchies of many-core nodes and the heterogeneity from accelerators, and the desire for performance portability, it become clear that the scheduling must feature asynchrony and flexibility deep at its core. One of the key principles in DAGUE is the dynamic scheduling and placement of tasks within node boundaries. As soon as a resource is idling, it tries to retrieve work from other neighboring local resources in a job-stealing manner. Scheduling decisions pertaining not only to task ordering, but also to resource mapping are hence completely dynamic. The programmer is relieved from the intricacies of the hardware hierarchies, his major role is to describe an efficient algorithm capable of expressing a high level of parallelism, and to let the DAGUE runtime take advantage of the computing capabilities of the machine and solve load imbalances that appear within nodes, automatically.

33.3 THE DAGUE DATAFLOW RUNTIME

The DAGUE engine has been designed for efficient distributed computing, and has many appealing features when considering distributed-memory platforms with heterogeneous multicore nodes:

1. a symbolic dataflow representation that is independent of the problem-size,
2. automatic extraction of the communication from the dependencies,
3. overlapping of communication and computation,

4. task prioritization,
5. and architecture-aware scheduling and management of tasks.

33.3.1 Intra-node Dynamic Scheduling

From a technical point of view, the scheduling engine is distributively executed by all the computing resources (nodes). Its main goal is to select a local ready task for which all the IN dependencies are satisfied, i.e. the data is available locally, and then execute the body of the task on the core currently running the scheduling algorithm, or on the accelerator serving this core, in the case of an accelerated-enabled kernel. Once executed, the core returns in the scheduler, and releases all the OUT dependencies of this task, thus potentially making more tasks available to be

scheduled, locally or remotely. It is noteworthy to mention that the scheduling mechanism is architecture aware, taking into account not only the physical layout of the cores, but also the way different cache levels and memory nodes are shared between the cores. This allows the runtime to determine the best local task, i.e. the one that minimizes the number of cache misses and data movements over the memory bus.

Task selection (from a list of ready to be executed tasks) is guided by a general heuristic: data locality, and a user-level controlled parameter: soft priority. The data locality policy allows the runtime to decrease the pressure on the memory bus, by taking advantage of the cache locality. In Figure 33.1, two different policies of ready tasks management are analyzed in order to identify their impact on the task duration. The global dequeue approach manages all ready tasks in a global dequeue, shared by all threads; while the local hierarchical queue manages the ready tasks using queues shared among threads based on their distance to particular levels of memory. One can see the slight increase in the duration of the GEMM tasks when the global dequeue




Figure 33.1: Duration of each individual GEMM operation in a dpotrf 10,000x10,000 run on 48 cores (sorted by duration of the operation)

is used; partially due to the increased level of cache sharing between ready tasks temporarily close to each other that get executed on cores without far apart memory sharing. In same time the user-defined priority is a critical component for driving the DAG execution as close as possible to the critical path, ensuring a constant high degree of parallelism while minimizing the possible starvations.

33.3.2 Communication, and Data Distribution in DAGUE

The DAGUE engine is responsible for moving data from one node to another when necessary. These data movements are necessary to release dependencies of remote tasks.

The communication engine uses a type qualifier called *modifier*, to define the memory layout touched by a specific data movement. Such a *modifier* can be expressed as MPI data types, or other types of memory layout descriptors. It informs the communication engine of the shape of the data to be transferred from one memory location to another, potentially remote, memory location. The application developer is responsible for describing the type of data (by providing the above mentioned *modifier* for each data flow). At runtime, based on the data distribution, the communication engine will move the data transparently using the *modifiers*. The data tracking engine (described below) is capable of understanding if the different data types overlap, and behaves appropriately when tracking the dependencies.

The communication engine exhibits a strong level of asynchrony in the progression of network transfers to achieve communication/computation overlap and asynchronous progress of tasks on different nodes. For that purpose, in DAGUE, communications are handled by a separate dedicated thread, which takes commands from all the other threads and issues the corresponding network operations. This thread is usually not bound on a specific core, the operating system schedules this oversubscribed thread by preempting computation-intensive threads when necessary. However, on some specific environments, due to operating system or architectural discrepancies, dedicating a hardware thread to the communication engine has been proved beneficial.

Upon completion of a task, the dependence resolution is executed. Local tasks activations are handled locally, while a *task completion* message is sent to processes corresponding to remote dependencies. Due to the asynchrony of the communication engine, the network congestion status does not influence the local scheduling. Thus, compute threads are able to focus on the next available compute task as soon as possible in order to maximize communication/computation overlap.

A *task completion* message contains information about the task that completed, to uniquely identify which task completed, and consequently to determine which data became available. *Task completion* messages targeting the same remote process can be coalesced, and then a single command is sent to each destination process. The successor relationship is used to build the list of processes that run tasks depending on the completed task, and these processes are then notified. The communication topology is adapted to limit the outgoing degree of one-to-all dependencies and establish proper collective communication techniques, such as pipelining or spanning three approaches.

Upon the arrival of a *task completion* message, the destination process schedules the reception of the relevant output data from the parent task by evaluating, in its communication thread, the dependencies of the remote completed task. A control message is sent to the originating process to initiate the data transfers; all output data needed by the destination are received by different rendezvous messages. When one of the data transfers completes, the receiver invokes locally the dependence resolution function associated with the parent task, inside the communication thread, to release the dependencies related to this particular transfer. Remote dependencies resolutions are data specific, not task specific, in order to maximize asynchrony. Tasks enabled during this process are added to the queue of the first compute thread, as there are no cache constraints involved.

In the current version, the communications are performed using MPI. To increase asynchrony, data messages are non-blocking, point-to-point operations allowing tasks to concurrently release remote dependencies, while keeping the maximum number of concurrent messages limited. The collaboration between the MPI processes is realized using *control messages*: short messages containing only the infor-




Figure 33.2: Schematic (not to scale) DAGUE execution, on a GPU enabled system; kernels Ta and Tb alternate with scheduling actions (S) and in/out GPU asynchronous memory accesses.

mation about completed tasks. The MPI process pre-posts persistent receives to handle the control messages for the maximum number of concurrent task completions. Unlike the data messages, there is no limit to the number of control messages that can be sent, to avoid deadlocks. This can generate unexpected messages, but only for small size messages. Due to the rendezvous protocol described in the previous paragraph, the data payloads are never unexpected, thus reducing memory consumption from the network engine and ensuring flow control.

33.3.3 Accelerator Support

Accelerators computing units feature tremendous computing power, but at the expense of supplementary complexity. In large multicore nodes, load balance between the host CPU cores and the accelerators is paramount to reach a significant portion of the peak capacity of the entire node. Although accelerators usually require explicit movements of data to offload computation to the device, considering them as mere "remote" units would not yield satisfactory results. The large discrepancy between the performance of the accelerators and the host cores renders any attempt at defining an efficient static load balance difficult. One could tune the distribution for a particular platform, but unlike data distribution among nodes, which is a generic approach to balance the load between homogeneous nodes (with potential intra-node heterogeneity), static load balance for what is inherently a source of heterogeneity

threatens performance portability, meaning that the code needs to be tuned, eventually significantly rewritten, for different target hardware.

In order to avoid these pitfalls, accelerator handling in DAGUE is dynamic, and deeply integrated within the scheduler. Data movements are handled in a different manner as data movement between processes, while tasks local to the node are shared between the cores and the accelerators. In the DAGUE runtime, each thread alternates between the execution of kernels and running the lightweight scheduler (see Figure 33.2). When an accelerator is idling and some tasks can be executed on this resource (due to the availability of an equivalent accelerator-aware kernel), the scheduler for this particular thread switches into GPU support mode. From this point on, this thread orchestrates the data movement and submission of tasks for this GPU, and remains in this mode until either the GPU queues are full or no more tasks for the GPU are available. During this period other threads continue to operate as usual, except if additional accelerators are available. As a consequence, each GPU effectively subtracts a CPU core from the available computing power as soon as (and only if) it is processing. This cannot be avoided, because the typical compute time of a GPU kernel is tenfold smaller than a CPU one, should all CPU cores be processing, the GPU controls would be delayed to the point that would, on average, make the GPU run at the CPU speed. However, as GPU tasks are submitted asynchronously, a single CPU thread can fill all the streams of hardware supporting concurrent executions (such as NVIDIA Fermi); similarly, we investigated using a single CPU thread to manage all available accelerators, but that solution proved experimentally less scalable, as the CPU processing power is overwhelmed and cannot treat the requests reactively enough to maintain all the GPUs occupied.

A significant problem introduced by GPU accelerators is data movement back and forth from the accelerator memory, which is not a shared-memory space. The thread working in GPU scheduler mode multiplexes the different memory movement operations asynchronously, using multiple streams and alternating data movement orders and computation orders, to enable overlapping of I/O and GPU computation. The regular scheduling strategy of DAGUE is to favor data reuse, by selecting when possible a task that reuses most of the data touched by prior tasks. The same approach

is extended for the accelerator management, to prioritize on the device tasks whose data have already been uploaded. Similarly, the scheduler avoids running tasks on the CPU if they depend on data that have been modified on the device (to reduce CPU/GPU data movements). A *Modified Owned Exclusive Shared Invalid* (MOESI) [23] coherency protocol is implemented to invalidate cached data in the accelerator memory that have been updated by CPU cores. The flexibility of the symbolic representation described in Section 33.2.1 allows the scheduler to take advantage of the data proximity, a critically important feature for minimizing the data transfers to and from the accelerators. A quick look to the future tasks using a specific data, provides, not a prediction, but a precise estimation of the interest of moving the data on the GPU.

33.4 DATAFLOW REPRESENTATION

The depiction of the data dependencies, of the task execution space, as well as the flow of data from one task to another is realized in DAGUE through an intermediary level language named Job Data Flow (JDF). This is the representation that is at the heart of the symbolic representation of folded DAGs, allowing DAGUE to limit its memory consumption while retaining the capability of quickly finding the successors and predecessors of any given task. Figure 33.3 shows a snippet from the JDF of the linear algebra one-sided factorization QR. More details about the QR factorization and how it is fully integrated into DAGUE will be given in Section 33.5.

Figure 33.3 shows the part of the JDF that corresponds to the task class `unmqr(k,n)`. We use the term “*task class*” to refer to a parameterized representation of a collection of tasks that all perform the same operation, but on different data. Any two tasks contained in a task class are differing in their values of the parameters. In the case of `unmqr(k,n)`, the two variables “`k`” and “`n`” are the parameters of this task class and along with the ranges provided in the following two lines, define the 2-D polygon that constitutes the execution space of this task class. A graphic

```

1  unmqr(k,n)
2    k = 0..inline_c %{ return MIN((A.nt-2),(A.mt-1)); %}
3    n = (k+1)..(A.nt-1)
4
5    : A.mat(k,n)
6
7    READ  E <- C geqrt(k)    [type = LOWER_TILE]
8    READ  F <- D geqrt(k)    [type = LITTLE_T]
9    RW    G <- (k==0) ? B DAGUE_IN_A(0, n) : M tsmqr(k-1, k, n)
10         -> (k<=A.mt-2) ? L tsmqr(k, k+1, n) : P DAGUE_OUT_A(k, n)
11
12  BODY
13    ...
14  END

```

Figure 33.3: Sample Job Data Flow (JDF) representation

representation of this polygon is provided by the shaded area in Figure 33.4.¹ Each lattice point included in this polygon (i.e., each point with integer coordinates) corresponds to a unique task of this task class. As is implied by the term “inline_c” in the first range, the ranges of values that the parameters can take do not have to be bound by constants, but can be the return value of arbitrary C code that will be executed at runtime.

Below the definition of the execution space, the line:

```
: A.mat(k,n)
```

defines the affinity of each task to a particular block of the data. The meaning of this notation is that the runtime must schedule task $\text{unmqr}(k_i, n_i)$ on the node where the matrix tile $A[k_i][n_i]$ is located, for any given values k_i and n_i . Following the affinity, there are the definitions of the dependence edges. Each line specifies an incoming, or an outgoing edge. The general pattern of a line specifying a dependence edge is:

```
(READ|WRITE|RW) IDa (<-|->) [(condition) ?] IDb peer(params)
                                [: IBc peer(params)] [type]
```

¹For this depiction $A.\text{nt}-2$ was arbitrarily chosen to be smaller than $A.\text{mt}-1$, but in the general case they can have any relation between them.




Figure 33.4: 2D Execution space of UNMQR(k,n)

The keywords READ, WRITE and RW specify if the corresponding data will be read, written, or both by the tasks of this task class. The direction of the arrow specifies whether a given edge is input, or output. A right pointing arrow specifies an output edge, which, for this example, means that each task, $\text{unmqr}(k_i, n_i)$, of the task class $\text{unmqr}(k, n)$ will modify the given data and the task (or tasks) specified on the right hand side of the arrow will need to receive the data from task $\text{unmqr}(k_i, n_i)$, once this task has been completed. Conversely, a left pointing arrow specifies that the corresponding data needs to be received from the task specified on the right hand side of the arrow. The input and output identifiers (IDa and IDb) are used, in conjunction with the tasks on the two ends of an edge, to uniquely identify an edge. On the right hand side of each arrow there is a) an optional, conditional ternary operator “?:”; b) a unique identifier and an expression that specifies the peer task (or tasks) for this edge; c) an optional type specification. When a ternary operator is present, there can be one, or two identifier-task pairs as the operands of the operator. When there are two operands, the condition specifies which operand should be used as the peer task (or tasks). Otherwise, the condition specifies the values of the parameters for which the edge exists. For example, the line:

```
RW G <- (k==0) ? B DAGUE_IN_A(0,n) : M tsmqr(k-1,k,n)
```

specifies that, given specific numbers k_i and n_i , task $\text{unmqr}(k_i, n_i)$ will receive data from task $\text{DAGUE_IN_A}(0, n_i)$, if, and only if, k_i has the value zero. Otherwise, $\text{unmqr}(k_i, n_i)$ will receive data from task $\text{tsmqr}(k_i - 1, k_i, n_i)$. Symmetrically, the JDF of task class $\text{DAGUE_IN_A}(i, j)$ contains the following edge:

```
RW B -> (0==i) & (j>=1) ? G unmqr(0,j)
```

that uniquely matches the aforementioned incoming edge of $\text{unmqr}(k, n)$ and specifies that for given numbers I and J , task $\text{DAGUE_IN_A}(I, J)$ will send data to $\text{unmqr}(0, J)$ if and only if I is equal to zero and J is greater or equal to one.

The next component of an edge specification is the task, or tasks that constitute this task's peer for this dependence edge. All the edges shown in the example of Figure 33.3 specify a single task as the peer of each task of the class $\text{unmqr}(k, n)$ (i.e., for each specific pair of numbers k_i and n_i). The JDF syntax also allows for expressions that specify a range of tasks as the receivers of the data. Clearly, since $\text{unmqr}(k, n)$ receives from $\text{geqrt}(k)$ (as is specified by the first edge line in Figure 33.3), for each value k_i , task $\text{geqrt}(k_i)$ must send data to multiple tasks from the task class $\text{unmqr}(k, n)$ (one for each value of n , within n 's valid range). Therefore, one of the edges of task class $\text{geqrt}(k)$ will be as follows:

```
RW C -> (k<=A.nt-2) ? E unmqr(k, (k+1)..(A.nt-1))
```

In this notation, the expression $(k+1) \dots (A.nt-1)$ specifies a range which guides the DAGUE runtime to broadcast the corresponding data to several receiving tasks. At first glance it might seem that the condition " $k \leq A.nt-2$ " limiting the possible values for the parameter " k " in the outgoing edge of $\text{geqrt}(k)$ (shown above) is not sufficient since it only bounds k by $A.nt-2$ while in the execution space of $\text{unmqr}(k, n)$, k is also upper bound by $A.mt-1$. However, this additional restriction is guaranteed since the execution space of $\text{geqrt}(k)$ (not shown here) bounds k by $A.mt-1$. In other words, in an effort to minimize wasted cycles at runtime, we limit the conditions that precede each edge to those that are not already covered by the conditions imposed by the execution space.

Finally, the last component of an edge specification is the type of the data exchanged during possible communications generated by this edge. This is an optional argument and it corresponds to an MPI datatype, specified by the developer. The type is used to optimize the communication by avoiding the transfer of data that will not be used by the task (the datatype does not have to point to a contiguous block of memory). This feature is particularly useful in cases where the operations, instead of being performed on rectangular data blocks, are applied on a part of the block, such as the upper, or lower triangle in the case of QR.

Following the dependence edges, there is the body of the task class. The body specifies how the runtime can invoke the corresponding codelet that will perform the computation associated with this task class. The specifics of the body are not related to the dataflow of the problem, so they are omitted from Figure 33.3 and are discussed in Section 33.5.

33.4.1 Starting from Sequential Source Code

Given the challenge that writing the dataflow representation can be to a non-expert developer, a compiler tool has been developed to automatically convert an annotated C code into JDF. The analysis methodology used by our compiler is designed to only handle programs that call pure functions (no side effects) and have structured control flow. The current implementation focuses on codes written in C, with affine loop nests with array accesses and optional “if” statements. To simplify the implementation of our code analysis, we currently rely on annotations provided by the user to identify purity of functions and whether function arguments are either read or modified, or both read and modified by the function body.

Figure 33.5 shows an example code that implements the Tile QR factorization (from the PLASMA math library [12]), with minor preprocessing and simplifications performed on the code for improving readability. The code consists of four imperfectly nested loops with a maximum nesting depth of three. In the body of each loop there are calls to the kernels that implement the four mathematical operations that constitute the QR factorization *geqrt*, *unmqr*, *tsqrt* and *tsmqr*; more details will be given in section 33.5.1). The data matrices “A” and “T” are organized in tiles,

```

1 void geqrf(tiled_matrix_t A, tiled_matrix_t T) {
2     int k, m, n;
3
4     for (k = 0; (k < A.mt && k < A.nt); k++) {
5         Task( geqrt,
6             A.mat[k][k], INOUT,
7             T.mat[k][k], OUTPUT,
8             phony,    SCRATCH,
9             phony,    SCRATCH);
10
11         for (n = k+1; n < A.nt; n++) {
12             Task( unmq,
13                 A.mat[k][k], INPUT|REGION_LOWER,
14                 T.mat[k][k], INPUT,
15                 A.mat[k][n], INOUT,
16                 phony,    SCRATCH);
17         }
18         for (m = k+1; m < A.mt; m++) {
19             Task( tsqrt,
20                 A.mat[k][k], INOUT|REGION_UPPER|REGION_DIAGONAL,
21                 A.mat[m][k], INOUT,
22                 T.mat[m][k], OUTPUT,
23                 phony,    SCRATCH,
24                 phony,    SCRATCH);
25
26             for (n1 = k+1; n1 < A.nt; n1++) {
27                 Task( tsmqr,
28                     A.mat[k][n1], INOUT,
29                     A.mat[m][n1], INOUT,
30                     A.mat[m][k], INPUT,
31                     T.mat[m][k], INPUT,
32                     phony,    SCRATCH);
33             }
34         }
35     }
36 }

```

Figure 33.5: Tile QR factorization in PLASMA

and notations such as “ $A[m][k]$ ” refer to a block of data (a tile), and not a single element of the matrix. We chose to use PLASMA code as our input for several reasons. First, the linear algebra operations that are implemented in PLASMA are important

to the scientific community. Second, the API of PLASMA includes hints that function as annotations that can help compiler analysis. In particular, for every parameter passed to a kernel, that corresponds to a matrix tile, the parameter that follows it specifies whether this tile is read, modified, or both, using the special values INPUT, OUTPUT and INOUT, or if it is temporary, locally allocated SCRATCH memory. Further keywords specify if only a part of a tile is read, or modified, which can reduce unnecessary dependencies between kernels and increase available parallelism. Finally, all PLASMA kernels are side-effect free. This means that they operate on, and potentially change, only memory pointed to by their arguments. Also, this memory does not contain overlapping regions, i.e. the arguments are not aliased.

These facts are important because they eliminate the need for inter-procedural analysis or additional annotations. In other words, DAGUE’s compiler can process PLASMA code without requiring human intervention. However, the analysis performed by the compiler is not limited in any way to PLASMA codes, and can accept any code for which some form of annotations (or inter-procedural analysis) has provided the behavior of the functions with respect to their arguments as well as a guarantee that the functions are side-effect free.

33.4.2 Conditional Data Flow

As stated previously, the compiler tool provided with DAGUE, derives the JDF in Figure 33.3 from the code shown in Figure 33.5. The first information that needs to be derived is which parts of the code constitute tasks. This is done via the user provided annotation “Task”². Then, for each task, we need to derive the parameters and their bounds in order to determine the execution space of the task. As can be seen in Figure 33.5, the kernel “unmqr” is marked as a task and is enclosed by two loops, with induction variables “k” and “n” respectively. Therefore, “k” and “n” will be the two parameters of the task class unmqr(k,n). Regarding the bounds, we can see that “k” is bound by zero below and by the minimum of $A.mt - 1$ and $A.nt - 1$

² The actual term used in PLASMA is “QUARK.Insert_Task”, but we abbreviate it here to “Task” for readability reasons.

above. Note that for this analysis the bounds are inclusive. The second loop provides the bounds for “n”. Additionally, this second loop provides a tighter bound for the parameter “k”. In particular, the condition of the second loop can be written as $k + 1 \leq n < A.nt \implies k < A.nt - 1 \implies k \leq A.nt - 2$. Thus, from the bounds of these two loops we derive the parameters and the execution space of the task class `unmqr(k,n)`.

The affinity of each task class is set by the compiler to the first tile that is written by the corresponding kernel (in this case `A.mat[k][n]`). However, this decision is related to the data distribution and is often better to be overwritten by the developer, who is expected to understand the overall execution of the algorithm better than the compiler. The original code can be annotated with specific pragmas to overwrite this association of a task with a block of data.

Deriving the dependence edges is the most important and difficult problem that the compiler solves. The first edge, “`READ E <- C geqrt(k)`” is a very simple one. It states that data is coming into `unmqr(k,n)` from `geqrt(k)`, unconditionally. By looking at the serial code, we can easily determine that for each execution of the kernel `unmqr` the tile `A.mat[k][k]` comes from the kernel `geqrt` that executed in the same iteration of the outer loop (i.e. with the same value of “k”). The following edge is a little less obvious:

$$RW \ G \rightarrow (k \leq A.mt - 2) ? L \ tsmqr(k, k+1, n)$$

First, let us note that the kernel `tsmqr` is enclosed by the loops with induction variables “k”, “m” and “n1” (abbreviated as for-k, for-m and for-n1 hereafter). Therefore the task class is `tsmqr(k,m,n1)` and it only shares the outermost loop, for-k, with `unmqr(k,n)`. For every unique pair of numbers k_i, n_i (within valid ranges) there is a task `unmqr(k_i, n_i)`. When this task executes, it modifies the tile `A.mat[k_i][n_i]` (since this tile is declared as INOUT). At the same time, for every triplet of numbers $k_j, m_j, n1_j$, there is task `tsmqr(k_j, m_j, n1_j)` that reads (and modifies) the tile `A.mat[k_j][n1_j]` (since this tile is declared as INOUT). Therefore when “ $k_i == k_j \wedge n_i == n1_j$ ” is true, `unmqr(k_i, n_i)` will write into the same memory region that `tsmqr(k_j, m_j, n1_j)` will read (for every valid value of m_j). This means that there is a data flow between these tasks (unless some other task modifies the same memory in between). The conjunction of

conditions so formed includes all the conditions imposed by the loop bounds and by the demand that the two memory locations match. Thus, we use the following notation to express this potential data flow:

$$\{[k, n] \rightarrow [k', m, n1] : 0 \leq k \leq A.mt-1 \ \&\& \\ k \leq A.nt-1 \ \&\& \ k+1 \leq n \leq A.nt-1 \ \&\& \\ 0 \leq k' \leq A.mt-1 \ \&\& \ k' \leq A.nt-1 \ \&\& \\ k'+1 \leq m \leq A.mt-1 \ \&\& \ k=k' \ \&\& \\ k'+1 \leq n1 \leq A.nt-1 \ \&\& \ n=n1\}$$

This is the notation of the Omega test [24], which is the polyhedral analysis framework our compiler uses internally to handle these conditions. In Omega parlance, this mapping from one execution space to another followed by a conjunction of conditions is called a *relation*. Simplifying this relation, with the help of the Omega library, results in the relation from unmqr to tsmqr, R_{ut} :

$$R_{ut} := \{[k, n] \rightarrow [k, m, n] : 0 \leq k < n \leq A.nt-1 \ \&\& \ k < m \leq A.mt-1\}$$

However, examining the code in Figure 33.5 reveals that the kernel tsmqr has a dataflow to itself. This is true, because the location of the tile $A.mat[k][n1]$ is loop invariant with respect to the for-m loop and is read and modified by the kernel. In other words, every task $tsmqr(k_i, m_i, n1_i)$ will read the same memory $A.mat[k_i][n1_i]$ that some other task $tsmqr(k_j, m_j, n1_j)$ modified (for $m_j < m_i$). This edge, in simplified form, is expressed by the relation:

$$R_{tt} := \{[k, m, n1] \rightarrow [k, m', n1] : 0 \leq k < m < m' < A.mt \ \&\& \ k < n1 < A.nt\}$$

The important question that our compiler (or a human developer) must answer is “Which was the last task to modify the tile, when a given task started its execution?” To explain how our analysis answers this question, we need to introduce some terminology.

In compiler parlance, every location in the code where a memory location is read is called a *use* and every location where a memory location is modified is called a *definition*. Also, a path from a use to a definition is called a *flow* dependency and the path from a definition to another definition (of the same memory location) is

called an *output* dependency. Consider a code segment such that A is a definition of a given memory location, B is another definition of the same memory location and C is a use of the same memory location. Consider also that B follows A in the code, but precedes C. We then say that B kills A, so there is no flow dependency from A to C. However, if A, B and C are enclosed in loops with conditions that define different iteration spaces, then B might kill A only some of the time, depending on those conditions. To find exactly when there is a flow dependency from A to C we need to perform the following operations. Form the relation that describes the flow edge from A to C (R_{ac}). Then form the relation that describes the flow edge from B to C (R_{bc}). Then form the relation that describes the output edge from A to B (R_{ab}). If we compose R_{bc} with R_{ab} , we will find all the conditions that need to hold for the code in location B to overwrite the memory that was defined in A and then make it all the way to C. In other words, $R^{kill} = R_{bc} \circ R_{ab}$ tells us exactly when the definition in B kills the definition in A with respect to C. If we now subtract the two relations $R_0 = R_{ac} - R^{kill}$ we are left with the conditions that need to hold for a flow dependency to exist from A to C.

In the example of the `unmqr(k,n)` and `tsmqr(k,m,n1)` given above, the code locations A, B and C are the call sites of `unmqr`, `tsmqr` and `tsmqr` (again), respectively. Therefore, we have $R_{ab} \equiv R_{ut}$, $R_{ac} \equiv R_{ut}$ and $R_{bc} \equiv R_{tt}$ which leads to $R_0 = R_{ut} - (R_{tt} \circ R_{ut})$. Performing this operation results in:

$$R_0 := \{ [k,n] \rightarrow [k,k+1,n] : 0 \leq k < n \leq A.nt-1 \ \&\& \ k \leq A.mt-2 \}$$

which is exactly the data flow edge we have been trying to explain in this example.

Converting the resulting relation, R_0 , into the edge:

$$RW \ G \rightarrow (k \leq A.mt-2) ? L \ tsmqr(k,k+1,n)$$

that we will store into the JDF segment that describes `unmqr(k,n)` is a straight forward process. The symbol RW signifies that the data is read-write which we infer from the annotation INOUT that follows the tile `A.mat[k][n]` in the source code. The identifiers G and L are assigned by the compiler to the corresponding parameters `A.mat[k][n]` and `A.mat[k][n1]` of the kernels `unmqr` and `tsmqr` respectively. These identifiers, along with the two task classes `unmqr(k,n)` and `tsmqr(k,m,n1)`

uniquely identify a single data flow edge. The condition $(k \leq A.mt - 2)$ is the only condition in the conjunction of R_0 that is more restrictive than the execution space of $unmqr(k, n)$, so it is the only condition that needs to appear in the edge. Finally, the parameters of the peer task come from the destination execution space of the relation R_0 (remember that a relation defines the mapping of one execution space to another, given a set of conditions). Since we store this edge information in the JDF for the runtime to be able to find the successors of $unmqr(k, n)$ given a pair of numbers (k_i, n_i) , it follows that the destination execution space can only contain expressions of the parameters k and n , or constants. When, during our compiler analysis, Omega produces a relation with a destination execution space that contains parameters that do not exist in the source execution space, our compiler traverses the equalities that appear in the conditions of the relation in an effort to substitute acceptable expressions for each additional parameter. When this is impossible, due to lack of such equalities, the compiler traverses the inequalities, in order to infer the bounds of each unknown parameter. Consecutively, it replaces each unknown parameter with a range defined by its bounds. As an example, if the relation R_{iii} , shown above, had to be converted to a JDF edge, then the parameter m would be replaced by the range “ $(k) \dots (A.mt - 1)$ ” which is defined by the inequalities that involve m .

33.5 PROGRAMMING LINEAR ALGEBRA WITH DAGUE

In this section, we present in details how some Linear Algebra operations have been programed with the DAGUE framework in the context of the DPLASMA library. We use one of the most common one-sided factorizations as a walkthrough example, QR. We first present the algorithm, and its properties, then, we walk through all the steps a programmer must perform to get a fully functional QR factorization. We present how this operation is integrated in a parallel MPI application, how some kernels are ported to enable acceleration using GPUs, and some tools provided by the DAGUE framework to evaluate the performance and tune the resulting operation.

33.5.1 Background: Factorization Algorithms

Dense systems of linear equations are a critical corner-stones for some of the most compute intensive applications. Any improvement in the time to solution for these dense linear systems, has a direct impact on the execution time of numerous applications. A short list of domains directly using dense linear equations to solve some of the most challenging problems our society faces are: airplane wing design; radar cross-section studies; flow around ships and other off-shore constructions; diffusion of solid bodies in a liquid; noise reduction; and diffusion of light by small particles.

The electromagnetic community is a major user of dense linear systems solvers. Of particular interest to this community is the solution of the so-called radar cross-section problem – a signal of fixed frequency bounces off an object; the goal is to determine the intensity of the reflected signal in all possible directions. The underlying differential equation may vary, depending on the specific problem. In the design of stealth aircraft, the principal equation is the Helmholtz equation. To solve this equation, researchers use the method of moments [25, 26]. In the case of fluid flow, the problem often involves solving the Laplace or Poisson equation. Here, the boundary integral solution is known as the panel methods [27, 28], so named from the quadrilaterals that discretize and approximate a structure such as an airplane. Generally, these methods are called boundary element methods. Use of these methods produces a dense linear system of size $\mathcal{O}(N)$ by $\mathcal{O}(N)$, where N is the number of boundary points (or panels) being used. It is not unusual to see size $3N$ by $3N$, because of three physical quantities of interest at every boundary element. A typical approach to solving such systems is to use LU factorization. Each entry of the matrix is computed as an interaction of two boundary elements. Often, many integrals must be computed. In many instances, the time required to compute the matrix is considerably larger than the time for solution. The builders of stealth technology who are interested in radar cross-sections are using direct Gaussian elimination methods for solving dense linear systems. These systems are always symmetric and complex, but not Hermitian. Another major source of large dense linear systems is problems involving the solution of boundary integral equations [29]. These are integral equations defined on the boundary of a region of interest. All examples of practical interest compute some

intermediate quantity on a two-dimensional boundary and then use this information to compute the final desired quantity in three-dimensional space. The price one pays for replacing three dimensions with two is that what started as a sparse problem in $\mathcal{O}(n^3)$ variables is replaced by a dense problem in $\mathcal{O}(n^2)$. A recent example of the use of dense linear algebra at a very large scale is physics plasma calculation in double-precision complex arithmetic based on Helmholtz equations [30].

Most dense linear systems solvers rely on a decompositional approach [31]. The general idea is the following: given a problem involving a matrix A , one factors or decomposes A into a product of simpler matrices from which the problem can easily be solved. This divides the computational problem into two parts: first determine an appropriate decomposition, and then use it in solving the problem at hand. Consider the problem of solving the linear system:

$$Ax = b \quad (33.1)$$

where A is a nonsingular matrix of order n . The decompositional approach begins with the observation that it is possible to factor A in the form:

$$A = LU \quad (33.2)$$

where L is a lower triangular matrix (a matrix that has only zeros above the diagonal) with ones on the diagonal, and U is upper triangular (with only zeros below the diagonal). During the decomposition process, diagonal elements of A (called pivots) are used to divide the elements below the diagonal. If matrix A has a zero pivot, the process will break with division-by-zero error. Also, small values of the pivots excessively amplify the numerical errors of the process. So for numerical stability, the method needs to interchange rows of the matrix or make sure pivots are as large (in absolute value) as possible. This observation leads to a row permutation matrix P and modifies the factored form to:

$$PA = LU \quad (33.3)$$

The solution can then be written in the form:

$$x = A^{-1}Pb \quad (33.4)$$

which then suggests the following algorithm for solving the system of equations:

- Factor A according to Eq. (33.3)
- Solve the system $Ly = Pb$
- Solve the system $Ux = y$

This approach to matrix computations through decomposition has proven very useful for several reasons. First, the approach separates the computation into two stages: the computation of a decomposition, followed by the use of the decomposition to solve the problem at hand. This can be important, for example, if different right hand sides are present and need to be solved at different points in the process. The matrix needs to be factored only once and reused for the different right hand sides. This is particularly important because the factorization of A , step 1, requires $O(n^3)$ operations, whereas the solutions, steps 2 and 3, require only $O(n^2)$ operations. Another aspect of the algorithm's strength is in storage: the L and U factors do not require extra storage, but can take over the space occupied initially by A . For the discussion of coding this algorithm, we present only the computationally intensive part of the process, which is step 1, the factorization of the matrix.

Decompositional technique can be applied to many different matrix types:

$$A_1 = LL^T \quad A_2 = LDL^T \quad PA_3 = LU \quad A_4 = QR \quad (33.5)$$

such as symmetric positive definite (A_1), symmetric indefinite (A_2), square non-singular (A_3), and general rectangular matrices (A_4). Each matrix type will require a different algorithm: Cholesky factorization, Cholesky factorization with pivoting, LU factorization, and QR factorization, respectively.

33.5.1.1 Tile Linear Algebra: PLASMA, DPLASMA The PLASMA project has been designed to target shared memory multicore machines. Although the idea of tiles algorithm does not specifically resonates with the typical specificities of a distributed memory machine (where cache locality and reuse are of little significance when compared to communication volume), a typical supercomputer tends to be structured as a cluster of commodity nodes, which means many cores and sometimes accelerators. Hence, a tile based algorithm can execute more efficiently on

each node, often translating into a general improvement for the whole system. The core idea of the DPLASMA project is to reuse the tile algorithms developed for PLASMA, but using the DAGUE framework to express them as parametrized DAGs that can be scheduled on large scale distributed systems of such form.

33.5.1.2 Tile QR algorithm The QR factorization (or QR decomposition) offers a numerically stable way of solving full rank underdetermined, overdetermined, and regular square linear systems of equations. The QR factorization of an $m \times n$ real matrix A has the form $A = QR$, where Q is an $m \times m$ real orthogonal matrix and R is an $m \times n$ real upper triangular matrix.

A detailed tile QR algorithm description can be found in [32]. Figure 33.5 shows the pseudocode of the Tile QR factorization. It relies on four basic operations implemented by four computational kernels for which reference implementations are freely available as part of either the BLAS, LAPACK or PLASMA [12].

- **DGEQRT**: The kernel performs the QR factorization of a diagonal tile and produces an upper triangular matrix R and a unit lower triangular matrix V containing the Householder reflectors. The kernel also produces the upper triangular matrix T as defined by the compact WY technique for accumulating Householder reflectors [33]. The R factor overrides the upper triangular portion of the input and the reflectors override the lower triangular portion of the input. The T matrix is stored separately.
- **DTSQRT**: The kernel performs the QR factorization of a matrix built by coupling the R factor, produced by DGEQRT or a previous call to DTSQRT, with a tile below the diagonal tile. The kernel produces an updated R factor, a square matrix V containing the Householder reflectors and the matrix T resulting from accumulating the reflectors V . The new R factor overrides the old R factor. The block of reflectors overrides the corresponding tile of the input matrix. The T matrix is stored separately.
- **DORMQR**: The kernel applies the reflectors calculated by DGEQRT to a tile to the right of the diagonal tile, using the reflectors V along with the matrix T .

- DSSMQR: The kernel applies the reflectors calculated by DTSQRT to the tile two tiles to the right of the tiles factorized by DTSQRT, using the reflectors V and the matrix T produced by DTSQRT.

```

1  /* Prologue, dumped "as is" in the generated file */
2  extern "C" %{
3      /**
4       * TILE QR FACTORIZATION
5       * @precisions normal z -> s d c
6       */
7      #include <plasma.h>
8      #include <core_blas.h>
9
10     #include "dague.h"
11     [...] /* more includes */
12     #include "dplasma/cores/cuda_stsmqr.h"
13     %}
14
15     /* Input variables used when creating the
16      * algorithm object instance */
17     descA [type = "tiled_matrix_desc_t"]
18     A      [type = "dague_ddesc_t *"]
19     descT [type = "tiled_matrix_desc_t"]
20     T      [type = "dague_ddesc_t *" aligned=A]
21     ib     [type = "int"]
22     p_work [type = "dague_memory_pool_t *"
23               size = "(sizeof(PLASMA_Complex64_t)*ib*(descT.nb))"]
24     p_tau  [type = "dague_memory_pool_t *"
25               size = "(sizeof(PLASMA_Complex64_t) *(descT.nb))"]
26
27     /* Tasks descriptions follow */

```

Figure 33.6: Samples from the JDF of the QR algorithm: prologue

33.5.2 Walkthrough QR Implementation

The first step to write the QR algorithm of DPLASMA is to take the sequential code presented in Figure 33.5, and process it through the DAGUE compiler (as described in section 33.4). This produces a JDF file, that then needs to be completed by the programmer.

```

1  /* Prologue precedes, other tasks */
2
3  ztsmqr(k,m,n)
4      [...] /* Execution space (autogenerated) */
5
6      /* Variable names translation table (autogenerated) */
7      /* J == A(k,n) */
8      [...] /* more translations */
9
10     /* dependencies (autogenerated)
11     RW  J <- (m==k+1) ? E zunmqr(m-1,n) : J ztsmqr(k,m-1,n)
12         -> (m==descA.mt-1) ? J ztsmqr_out_A(k,n) : J ztsmqr(k,m+1,n)
13     [...] /* more dependencies */
14
15     /* Task affinity with data (edited by programmer) */
16     : A(m, n)
17
18 BODY /* edited by programmer */
19     /* computing tight tile dimensions
20     * (tiles on matrix edges contain padding) */
21     int tempnn = (n==descA.nt-1) ? descA.n-n*descA.nb : descA.nb;
22     int tempmm = (m==descA.mt-1) ? descA.m-m*descA.mb : descA.mb;
23     int ldak = BLKLDD( descA, k );
24     int ldam = BLKLDD( descA, m );
25
26     /* Obtain a scratchpad allocation */
27     void* p_elem_A = dague_private_memory_pop( p_work );
28     /* Call to the actual kernel */
29     CODELET_ztsmqr(PlasmaLeft, PlasmaConjTrans, descA.mb,
30                   tempnn, tempmm, tempnn, descA.nb, ib,
31                   J /* A(k,n) */, ldak,
32                   K /* A(m,n) */, ldam,
33                   L /* A(m,k) */, ldam,
34                   M /* T(m,k) */, descT.mb,
35                   p_elem_A, ldwork );
36     /* Release the scratchpad allocation */
37     dague_private_memory_push( p_work, p_elem_A );
38 END

```

Figure 33.7: Samples from the JDF of the QR algorithm: task body

The first part of the JDF file contains a user defined prologue (presented in Figure 33.6). This prologue is copied directly in the generated C code produced by the

JDF compiler, so the programmer can add suitable definitions and includes necessary for the body of tasks. An interesting feature is automatic generation of a variety of numerical precisions from a single source file, thanks to a small helper translator that does source-to-source pattern matching to adapt numerical operations to the target precision. The next section of the JDF file declares the inputs of the algorithm and their types. From these declarations, the JDF compiler creates automatically all the interface functions used by the main program (or the library interface) to create, manipulate and dispose of the DAGUE object representing a particular instance of the algorithm.

Then, the JDF file contains the description of all the task classes, usually generated automatically from the decorated sequential code. For each task class, the programmer needs to define 1) the data affinity of the tasks (: `A.mat(k, n)` in Figure 33.3) and 2) user provided bodies, which are, in the case of linear algebra, usually as simple as calling a BLAS or PLASMA kernel. Sometimes, algorithmic technicalities result in additional work for the programmer: many kernels of the QR algorithm use a temporary scratchpad memory (the *phony* arguments in listing 33.5). This memory is purely local to the kernel itself, hence does not need to appear in the dataflow. However, to preserve Fortran compatibility, scratchpad memory needs to be allocated outside the kernels themselves, and passed as an argument. As a consequence, the bodies have to allocate and release these temporary arrays. We have designed a set of helper functions while designing DPLASMA, whose purpose is to ease the writing of linear algebra bodies; code presented in Figure 33.7 illustrates how the programmer can push and pop scratchpad memory from a generic system call free memory pool. The variables name translation table, dumped automatically by the sequential code dependency extractor, helps the programmer navigate the generated dependencies and select the appropriate variable as a parameter of the actual computing kernel.

33.5.2.1 Accelerator Port The only action required from the linear algebra package to enable GPU acceleration is to provide the appropriate codelets in the body part of the JDF file. A codelet is a piece of code that encapsulates a variety of implementations of an operation for a variety of hardware. Just like CPU core

kernels, GPU kernels are sequential and pure, hence, a codelet is an abstraction of a computing function suitable for a variety of processing units, either a single core or a single GPU stream (even though they can still contain some internal parallelism, such as vector SIMD instructions). Practically, that means that the application developer is in charge of providing multiple versions of the computing bodies. The relevant codelets, optimized for the current hardware, are loaded automatically during the algorithm initialization (one for the GPU hardware, one for the CPU cores, etc). Today, the DAGUE runtime supports only CUDA and CPU codelets, but the infrastructure can easily accommodate other accelerator types (MIC, OpenCL, FPGAs, Cell, ...). If a task features multiple codelets, the runtime scheduler chooses dynamically (during the invocation of the automatically generated scheduling hook `CODELET.kernelname`) between all these versions, in order to execute the operation on the most relevant hardware. Because multiple versions of the same codelet kernel can be in use at the same time, the workload of this type of operations, on different input data, can be distributed on both CPU cores and GPUs simultaneously.

In the case of the QR factorization, we selected to add a GPU version of the STSMQR kernel, which is the matrix-matrix multiplication kernel used to update the remainder of the matrix, after a particular panel has been factorized (hence representing 80% or more of the overall compute time). We have extended a handmade GPU kernel [34], originally obtained from MAGMA [12]. This kernel is provided in a separate source file, and is developed separately as a regular CUDA function. Should future versions of CuBLAS enable running concurrent GPU kernels on several hardware streams, these vendor functions could be used directly.

33.5.2.2 Wrapper As previously stated, scratchpad memory needs to be allocated outside of the bodies. Similarly, because we wanted the JDF format to be oblivious of the transport technology, datatypes, which are inherently dependent on the description used in the message passing system, need to be declared outside the generated code. In order for the generated library to be more convenient to use for end-users, we consider it good practice to provide a wrapper around the generated code that takes care of allocating and defining these required elements. In the case of linear algebra, we provide a variety of helper functions to allocate scratchpads

```

1  dague_object_t* dplasma_sgeqrf_New( tiled_matrix_desc_t *A,
2                                     tiled_matrix_desc_t *T )
3  {
4      dague_sgeqrf_object_t* d = dague_sgeqrf_new(*A, (dague_ddesc_t*)A,
5                                                  *T, (dague_ddesc_t*)T,
6                                                  ib, NULL, NULL);
7
8      d->p_tau = malloc(sizeof(dague_memory_pool_t));
9      dague_private_memory_init(d->p_tau, T->nb * sizeof(float));
10     [...] /* similar code for p_work scratchpad */
11
12     /* Datatypes declarations, from MPI datatypes */
13     dplasma_add2arena_tile(d->arenas[DAGUE_sgeqrf_DEFAULT_ARENA],
14                          A->mb*A->nb*sizeof(float),
15                          DAGUE_ARENA_ALIGNMENT_SSE,
16                          MPI_FLOAT, A->mb);
17     /* Lower triangular part of tile without diagonal */
18     dplasma_add2arena_lower(d->arenas[DAGUE_sgeqrf_LOWER_TILE_ARENA],
19                          A->mb*A->nb*sizeof(float),
20                          DAGUE_ARENA_ALIGNMENT_SSE,
21                          MPI_FLOAT, A->mb, 0);
22     [...] /* similarly, U upper triangle and T (IB*MB rectangle)*/
23
24     return (dague_object_t*)d;
25 }

```

Figure 33.8: User provided wrapper around the DAGUE generated QR factorization function

(line 11 in listing 33.8), and to create most useful datatypes (like triangular matrices (lines 15, 21 in the listing), like band matrices, square or rectangular matrices, etc. Again, the framework provided tool can create all floating point precisions from a single source.

33.5.2.3 Main Program A skeleton program that initializes and schedules a QR factorization using the DAGUE framework is presented in Figure 33.9. Since DAGUE uses MPI as an underlying communication mechanism, the test program is an MPI program. It thus needs to initialize and finalize MPI (lines 8 and 33) and the programmer is free to use any MPI functionality, around DAGUE calls (line 9, where arguments should also be parsed). A subset of the DAGUE calls are to be considered as collective operations from an MPI perspective: all MPI processes must call them in the same order, with a communication scheme that allows these operations to match. These operations are the initialization function (`dague_init`), the progress function (`dague_progress`) and the finalization function (`dague_fini`). `dague_init` will create a specified number of threads on the local process, plus the communication thread. Threads are bound on separate cores when possible. Once the DAGUE system is initialized on all MPI processes, each must choose a local scheduler. DAGUE provides four scheduling heuristics, but the one preferred is the Local Hierarchical Scheduler, developed specifically for DAGUE on NUMA many-core heterogeneous machines. The function `dague_set_scheduler` of line 12 sets this scheduler.

The next step consists of creating a data distribution descriptor. This code holds two data distribution descriptors: `ddescA` and `ddescT`. DAGUE provides three built-in data distributions for tiled matrices: an arbitrary index based distribution; a symmetric two dimensional block cyclic distribution, and a two dimensional block cyclic distribution. In the case of QR, the latter is used to describe the input matrix *A* to be factorized, and the workspace array *T*. Once the data distribution is created, the local memory to store this data should be allocated in the fields `mat` of the descriptor. To enable DAGUE to pin memory, and allow for direct DMA transfers (to and from the GPUs or some high performance networks), the helper function

```

1  int main(int argc, char **argv)
2  {
3      dague_context_t *dague;
4      two_dim_block_cyclic_t ddescA;
5      two_dim_block_cyclic_t ddescT;
6      dague_object_t* zgeqrf_object;
7
8      MPI_Init(&argc, &argv);
9      [...]
10
11     dague = dague_init(NBCORES, &argc, &argv);
12     dague_set_scheduler(dague, &dague_sched_LHQ);
13
14     /* Matrix allocation and random filling */
15     two_dim_block_cyclic_init(&ddescA, matrix_ComplexDouble, [...]);
16     ddescA.mat = dague_data_allocate([...]);
17     dplasma_zplrnt(dague, &ddescA, 3872);
18     dplasma_zlaset(dague, PlasmaUpperLower, 0., 0., &ddescT);
19     [...] /* Same for other matrices */
20
21     zgeqrf_object = dplasma_zgeqrf_New(&ddescA, &ddescT);
22     dague_enqueue(dague, zgeqrf_object);
23
24     /* Computation happens here */
25     dague_progress(dague);
26
27     dplasma_zgeqrf_Destruct(zgeqrf_object);
28
29     [...]
30
31     dague_data_free(ddescA.mat);
32     dague_ddesc_destroy((dague_ddesc_t*)&ddescA);
33     [...]
34
35     dague_fini(&dague);
36     MPI_Finalize();
37
38     return 0;
39 }

```

Figure 33.9: Skeleton of a DAGUE main program driving the QR factorization

`dague_data_allocate` of line 15 is used. The workspace array `T` should be described and allocated in a similar way on line 16.

Then, this test program uses DPLASMA functions to initialize the matrix `A` with random values (line 18), and the workspace array `T` with 0 (line 19). These functions are coded in DAGUE: they create a DAG representation of a map operation that will initialize each tile in parallel with the desired values, making the engine progress on these DAGs.

Once the data is initialized, a `zgeqrf` DAGUE object is created with the wrapper that was described above. This object holds the symbolic representation of the local DAG, initialized with the desired parameters, and bound to the allocated and described data. It is (locally) enqueued in the DAGUE engine on line 22.

To compute the QR operation described by this object, all MPI processes call to `dague_progress` on line 24. This enables all threads created on line 8 to work on the QR operation enqueued before in collaboration with all the other MPI processes. This call returns when all enqueued objects are completed, thus when the factorization is done. At this point, the `zgeqrd` DAGUE Object is consumed, and can be freed by the programmer at line 26. The result of the factorization should be used on line 28, before the data is freed (line 30), and the descriptors destroyed (line 31). Line 32 should hold similar code to free the data and destroy the descriptor of `T`. Then, the DAGUE engine can release all resources (line 34) before MPI is finalized and the application terminates.

33.5.2.4 SPMD library interface It is possible for the library to encapsulate all dataflow related calls inside a regular (ScaLAPACK like) interface function. This function creates an algorithm instance, enqueues it in the dataflow runtime and enables progress (lines 6, 8, 9 in listing 33.10). From the main program point of view, the code is similar to a SPMD call to a parallel BLAS function; the main program does not need to consider the fact that dataflow is used within the linear algebra library. While this approach can simplify the porting of legacy applications, it prevents the program from composing DAG based algorithms. If the main program takes full control of the algorithm objects, it can enqueue multiple algorithms, and then progress all of them simultaneously, enabling optimal overlap between separate

```

1  int dplasma_sgeqrf( dague_context_t *dague, tiled_matrix_desc_t *A,
2                      tiled_matrix_desc_t *T )
3  {
4      dague_object_t *dague_sgeqrf = dplasma_sgeqrf_New(A, T);
5
6      dague_enqueue(dague, dague_sgeqrf);
7      dplasma_progress(dague);
8
9      dplasma_sgeqrf_Destruct(dague_sgeqrf);
10     return 0;
11 }

```


Figure 33.10: DPLASMA SPMD interface for the DAGUE generated QR factorization function

algorithms (such as a factorization and the associated solve); if it simply calls the SPMD interface, it still benefits from complete parallelism within individual functions, but it falls back to a synchronous SPMD model between different algorithms.

33.5.3 Correctness and Performance Analysis Tools

The first correctness tool of the DAGUE framework sits within the code generator tool, which converts the JDF representation into C functions. A number of conditions on the dependencies and execution spaces are checked during this stage, and can detect many instances of mismatching dependencies (where the input of task A comes from task B, but task B has no outputs to task A). Similarly, conditions that are not satisfiable according to the execution space raise warnings, as is the case for pure input data (operations that read the input matrix directly, not as an output of another task) that do not respect the task-data affinity. These warnings help the programmer detect the most common errors when writing the JDF.

At runtime, algorithm programmers can generate the complete unrolled DAG, for offline analysis purposes. The DAGUE engine can output a representation of the DAG, as it is executed, in the dot input format of the GraphViz graph plotting tool. The programmer can use the resulting graphic representation (see Figure 33.11) to analyze which kernel ran on what resource, and which dependence released which tasks into their ready state. Using such information has proven critical when de-



bugging the JDF representation (for an advanced user who wants to write her own JDF directly without using the DAGUE compiler), or to understand contentions and improve the data distribution and the priorities assigned to tasks.

This XML file can then be converted by tools provided in the framework to portable trace formats (like OTF [35]), or simple spreadsheets, representing the start date and duration of each critical operation. Figure 33.12 presents two Gantt chart representations of the beginning of a QR DAGUE execution on a single node, 8 cores using two different scheduling heuristics: the simple FIFO scheduling and the scheduler of DAGUE (Local Hierarchical Queues, described in Section 33.3.1). The




Figure 33.12: Gantt representation of a shared memory run of the QR factorization on 8 threads.

efficiency of the Local Hierarchical Queues scheduler to increase the data locality, allow for maximal parallelism, and avoid starvations highlighted in these graphs. Potential starvations are easily spotted, as they appear as large stripes where multiple threads do not execute any kernel. Similar charts can be generated for distributed runs (not presented here), with a clear depiction of the underlying communications in the MPI thread, annotated by the data they carry and tasks they connect. Using these results, a programmer can assess the efficiency, on real runs, of the proposed data distribution, task affinity, and priority. Data distribution and task affinity will both influence the amount and duration of communications, as well as the amount of starvation, while Priority will mostly influence the amount of starvation.

In the case of the QR factorization, these profiling outputs have been used to evaluate the priority hints given to tasks, used by the scheduler when ordering tasks (refer to Section 33.3.1). The folklore knowledge about scheduling DAG of dense factorizations is that the priorities should always favor the tasks that are closer to the critical path. We have implemented such a strategy, and discovered that it is easily outperformed by a completely dynamic scheduling that does not respect any priorities. There is indeed a fine balance between following the absolute priorities along the critical path, which enables maximum parallelism, and favoring cache reuse even if it progresses a branch that is far from the critical path. We have found a set of beneficial priority rules (which are symbolic expressions similar to the dependencies) which favor progressing iterations along the "k" direction first, but favoring only a couple iterations of the critical path over update kernels.

33.6 PERFORMANCE EVALUATION

The performance of the DAGUE runtime have been extensively studied in related publications [36, 4, 34]. The goal here is to illustrate the performance results that can be achieved by the porting of linear algebra code to the DAGUE framework. Therefore, we present a summary of these result, to demonstrate that the tool chain achieves its main goals of overall performance, performance portability, and capability to process different non-trivial algorithms.

The experiments we summarize here have been conducted on three different platforms. The Griffon platform is one of the clusters of Grid'5000 [38]. We used 81 dual socket Intel Xeon L5420 quad core processors at 2.5 GHz to gather 648 cores. Each node has 16GB of memory, and is interconnected to the others by a 20 Gbs Infiniband network. Linux 2.6.24 (Debian Sid) is deployed on these nodes. The Kraken system of the University of Tennessee and National Institute for Computational Science (NICS) is hosted at the Oak Ridge National Laboratory. It is a Cray XT5 with 8,256 compute nodes connected on a 3D torus with SeaStar. Each node has a dual six-core AMD Opteron cadenced at 2.6GHz. We used up to 3,072 cores in the experiments we present here. All nodes have 16GB of memory, and run the Cray Linux Environment (CLE) 2.2.

The benchmark consists of three popular dense matrix factorizations: Cholesky, LU and QR. The Cholesky factorization solves the problem $Ax = b$, where A is symmetric and positive definite. It computes the real lower triangular matrix with positive diagonal elements L such that $A = LL^T$. The QR factorization has been presented in previous sections, to explain the functionality and behavior of DAGUE. It offers a numerically stable way of solving full rank underdetermined, overdetermined, and regular square linear systems of equations. It computes Q and R such that $A = QR$, Q is a real orthogonal matrix, and R is a real upper triangular matrix. The LU factorization with partial pivoting of a real matrix A has the form $PA = LU$ where L is a real unit lower triangular matrix, U is a real upper triangular matrix, and P is a permutation matrix.




Figure 33.13: Performance comparison on the Griffon platform with 648 cores.

All three of these operations are implemented in the ScaLAPACK numerical library [39]. In addition, some of these factorizations have more optimized versions, we used the state of the art version for each of the existing factorizations to measure against. The Cholesky factorization has been implemented in a more optimized way in the DSBP software [16], using static scheduling of tasks, and a specific, more efficient, data distribution. The LU factorization with partial pivoting is also solved by the well known High Performance LINPACK benchmark (HPL) [40], used to measure the performance of high performance computers. We have distributed the initial data following a classical 2D-block cyclic distribution used by ScaLAPACK, and used the DAGUE runtime engine to schedule the operations on the distributed data. The kernels consist of the BLAS operations referenced by the sequential codes, and their implementation was the most efficient available on each of the machine.

Figure 33.13 presents the performance measured for DAGUE and ScaLAPACK, and when applicable DSBP and HPL, as a function of the problem size. 648 cores on 81 multi-core nodes have been used for the distributed run, and the data was distributed according to a 9×9 2D block-cyclic grid for DAGUE. A similar distribution was used for ScaLAPACK, and the other benchmarks when appropriate, and the block size was tuned to provide the best performance on each setup. As the figures illustrate, on all benchmarks, and for all problem sizes, the DAGUE framework was able to outperform ScaLAPACK, and perform as well as the state of the




Figure 33.14: Performance of DAGUE Cholesky on the Dancer GPU accelerated cluster.

art, hand-tuned codes for specific problems. The DAGUE solution goes from the sequential code to the parallel run completely automatically, but is still able to outperform DSBP, and competes with the HPL implementation on this machine.

Figure 33.14a presents the performance of the DAGUE Cholesky algorithm on a GPU cluster, featuring 12 Fermi C2070 accelerators (one per node). Without GPU accelerators, the DAGUE runtime extracts the entire available performance; asymptotic performance matches the performance of the GEMM kernel on this processor, which is an upper bound to the effective peak performance. When using one GPU accelerator per node, the total efficiency reaches as much as 73% of the GEMM peak, which is a 54% efficiency of the theoretical peak (typical GPU efficiency is lower than CPU efficiency; the HPL benchmark on the TianHe-1A GPU system reaches a similar 51% efficiency, which compares with 78% on the CPU based Kraken machine). Scalability is a concern with GPU accelerators, as they provoke a massive imbalance between computing power and network capacity. Figure 33.14b presents the Cholesky factorization weak scalability (number of nodes vary, problem size is growing accordingly to keep memory load per node constant) on the GPU enabled machine. The figure outlines the perfect weak scalability up to 12 GPU nodes.

Last, Figure 33.15 compares the performance of the DAGUE implementation of these three operations with the libSCI implementation, specifically tuned by Cray for




Figure 33.15: Scalability on the Kraken platform.

this machine. The value represented is the relative time overhead of DAGuE compared to libSCI for different matrix sizes and the number of nodes on the QR factorization (similar weak scaling as in the previous experiment, $N=454000$ on 3072 cores). On this machine, the DAGuE runtime can effectively use only 11 of 12 cores per node for compute tasks; due to kernel scheduler parameters (long, non-preemptive time quantum), the MPI thread must be exclusively pinned to a physical core to avoid massive and detrimental message jitter. Even considering that limitation, which is only technical and could be overcome by a native port of the runtime to the Portals messaging library instead of MPI, the DAGuE implementation competes favorably with the extremely efficient libSCI QR factorization. The DAGuE approach demonstrates an excellent scalability, up to a massive number of nodes, thanks to the distributed evaluation of the DAG not requiring centralized control nor complete unrolling of the DAG on each node.

On different machines, the DAGuE compiler coupled with the DAGuE runtime significantly outperformed standard algorithms, and competed closely, usually favorably, with state-of-the-art optimized versions of similar algorithms, without any further tuning process involved when porting the code between radically different platform types. Another significant fact to be highlighted is the sizes of the problem where DAGuE achieves peak performance. In all graphs in Figure 33.13 one can notice that while Scalapack asymptotically reaches peak performance, for some of the algorithms DAGuE achieves the same level of performance on data 4 times smaller

(in the case of Cholesky, Scalapack achieves 3TFlop/s on Griffon when $N = 130K$, while DAGUE reaches the same level for $N = 44K$).

33.7 CONCLUSION

Although hardware architectural paradigm shifts are threatening the scientific productivity of dense linear algebra codes, we have demonstrated that slightly changing the execution paradigm, and using a dataflow representation extracted from a decorated sequential code, dense matrix factorization can reach excellent performance. The DPLASMA package aims at providing the same functionalities as the ScaLAPACK legacy package, but using a more modern approach, based on tile algorithm and dataflow representation, that enables better cache reuse and asynchrony, which are paramount features to perform on multicore nodes. Furthermore, the DAG dataflow representation enables the algorithm to adapt easily to a variety of differing and heterogeneous hardware, without involving a major code refactoring for each target platform. We describe how the DPLASMA project uses the DAGUE framework to convert a decorated sequential code (which can be executed efficiently on multicore machines, but not on distributed memory systems), into a concise DAG dataflow representation. This representation is then altered by the programmer to add data distribution and task affinity on distributed memory. The resulting intermediate format is then compiled into a series of runtime hooks incorporating a DAG scheduler that automatically orchestrates the resolution of remote dependencies, orchestrates the execution to favor cache locality and other scheduling heuristics, and accounts for the presence of heterogeneous resources such as GPU accelerators. This description gives insight to linear algebra programmers as to the methods, challenges and solutions involved in porting their code to a dataflow representation. The performance analysis section demonstrates the vast superiority of the DAG based code over legacy programming paradigms on newer multicore hardware.

33.8 SUMMARY

The tumultuous changes occurring in the computer hardware space, such as flatlining of processor clock speeds after more than 15 years of exponential increases, mark the end of the era of routine and near automatic performance improvements that the research community had previously enjoyed [41]. Three main factors converged to force processor architects to turn to multicore and heterogeneous designs and, consequently, bring an end to the “free ride.” First, system builders have encountered intractable physical barriers – too much heat, too much power consumption, and too much leaking voltage – to further increases in clock speeds. Second, physical limits on the number of pins and bandwidth on a single chip mean that the gap between processor performance and memory performance, which was already bad, has gotten increasingly worse. Consequently, the design trade-offs made to address the previous two factors rendered commodity processors, absent any further augmentation, inadequate for the purposes of extreme scale systems for advanced applications. And finally, the exponential growth of transistor count on the heels of the stubbornly alive Moore’s law [42] and Dennard’s scaling law [43]. This daunting combination of obstacles forced the designers of new multicore and hybrid systems to explore architectures that software built on the old model are unable to effectively exploit without radical modification.

To develop software that will perform well on extreme scale systems with thousands of nodes and millions of cores, the list of major challenges that must now be confronted is formidable:

- dramatic escalation in the costs of intrasystem communication between processors and/or levels of memory hierarchy;
- increased hybridization of processor architectures (mixing CPUs, GPUs, etc.), in varying and unexpected design combinations;
- cooperating processes must be dynamically and unpredictably scheduled for asynchronous execution due to high levels of parallelism and more complex constraints;

- software will not run at scale without much better resilience to faults and increased robustness; and
- new levels of self-adaptivity will be required to enable software to modulate process speed in order to satisfy limited energy budgets.

The software project presented above meets the aforementioned challenges and allows the users to run their computationally intensive codes at scale and to achieve a significant percentage of peak performance on the contemporary hardware systems that may soon break the barrier of 100 Pflop/s. This is achieved by finding and integrating solutions to problems in two critical areas: novel algorithm design as well as management of parallelism and hybridization.

REFERENCES

1. P. Kogge, K. Bergman, S. Borkar, D. Campbell, W. Carlson, W. Dally, M. Denneau, P. Franzon, W. Harrod, K. Hill, J. Hiller, S. Karp, S. Keckler, D. Klein, R. Lucas, M. Richards, A. Scarpelli, S. Scott, A. Snively, T. Sterling, R. S. Williams, and K. Yelick, "Exascale computing study: Technology challenges in achieving exascale systems," Tech. Rep. TR-2008-13, Department of Computer Science and Engineering, University of Notre Dame, September 28 2008.
2. National Research Council Committee on the Potential Impact of High-End Computing on Illustrative Fields of Science and Engineering, *The Potential Impact of High-End Capability Computing on Four Illustrative Fields of Science and Engineering*. Washington, DC: National Academies Press, 2008.
3. University of Tennessee, *PLASMA Users' Guide, Parallel Linear Algebra Software for Multicore Architectures, Version 2.2*, November 2009.
4. G. Bosilca, A. Bouteiller, A. Danalis, T. Herault, P. Lemarinier, and J. J. Dongarra, "DAGuE: A generic distributed DAG engine for high performance computing," *Parallel Computing*, 2011. to appear, <http://dx.doi.org/10.1016/j.parco.2011.10.003>.
5. E. G. Coffman, Jr. and P. J. Denning, *Operating Systems Theory*. Prentice Hall Professional Technical Reference, 1973.

6. A. J. Bernstein, "Analysis of programs for parallel processing," *Electronic Computers, IEEE Transactions on*, vol. EC-15, pp. 757–763, Oct. 1966.
7. J. A. Sharp, ed., *Data flow computing: theory and practice*. Ablex Publishing Corp, 1992.
8. J. Yu and R. Buyya, "A taxonomy of workflow management systems for grid computing," tech. rep., *Journal of Grid Computing*, 2005.
9. O. Delannoy, N. Emad, and S. Petiton, "Workflow global computing with YML," in *7th IEEE/ACM International Conference on Grid Computing*, September 2006.
10. A. Buttari, J. J. Dongarra, J. Kurzak, J. Langou, P. Luszczek, and S. Tomov, "The impact of multicore on math software," in *Applied Parallel Computing. State of the Art in Scientific Computing, 8th International Workshop, PARA*, vol. 4699 of *Lecture Notes in Computer Science*, pp. 1–10, Springer, 2006.
11. E. Chan, F. G. Van Zee, P. Bientinesi, E. S. Quintana-Ortí, G. Quintana-Ortí, and R. van de Geijn, "Supermatrix: a multithreaded runtime scheduling system for algorithms-by-blocks," in *PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming*, pp. 123–132, ACM, 2008.
12. E. Agullo, J. Demmel, J. J. Dongarra, B. Hadri, J. Kurzak, J. Langou, H. Ltaief, P. Luszczek, and S. Tomov, "Numerical linear algebra on emerging architectures: The PLASMA and MAGMA projects," *Journal of Physics: Conference Series*, vol. 180, 2009.
13. R. Dolbeau, S. Bihan, and F. Bodin, "HMPP: A hybrid multi-core parallel programming environment," in *Workshop on General Purpose Processing on Graphics Processing Units (GPGPU 2007)*, 2007.
14. C. Augonnet, S. Thibault, R. Namyst, and P.-A. Wacrenier, "StarPU: a unified platform for task scheduling on heterogeneous multicore architectures," *Concurrency and Computation: Practice and Experience*, vol. 23, no. 2, pp. 187–198, 2011.
15. P. Husbands and K. A. Yelick, "Multi-threading and one-sided communication in parallel LU factorization," in *Proceedings of the ACM/IEEE Conference on High Performance Networking and Computing, SC 2007, November 10-16, 2007, Reno, Nevada, USA* (B. Verastegui, ed.), ACM Press, 2007.
16. F. G. Gustavson, L. Karlsson, and B. Kågström, "Distributed SBP Cholesky factorization algorithms with near-optimal scheduling," *ACM Trans. Math. Softw.*, vol. 36, no. 2, pp. 1–25, 2009.

17. J. Perez, R. Badia, and J. Labarta, "A dependency-aware task-based programming environment for multi-core architectures," in *Cluster Computing, 2008 IEEE International Conference on*, pp. 142–151, 29 2008-oct. 1 2008.
18. F. Song, A. YarKhan, and J. J. Dongarra, "Dynamic task scheduling for linear algebra algorithms on distributed-memory multicore systems," in *SC '09: Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis*, (New York, NY, USA), pp. 1–11, ACM, 2009.
19. M. Cosnard and E. Jeannot, "Automatic Parallelization Techniques Based on Compact DAG Extraction and Symbolic Scheduling," *Parallel Processing Letters*, vol. 11, pp. 151–168, 2001.
20. M. Cosnard, E. Jeannot, and T. Yang, "Compact dag representation and its symbolic scheduling," *Journal of Parallel and Distributed Computing*, vol. 64, pp. 921–935, August 2004.
21. E. Jeannot, "Automatic multithreaded parallel program generation for message passing multiprocessors using parameterized task graphs," in *International Conference 'Parallel Computing 2001' (ParCo2001)*, September 2001.
22. A. Haidar, H. Ltaief, A. YarKhan, and J. J. Dongarra, "Analysis of dynamically scheduled tile algorithms for dense linear algebra on multicore architectures," *Concurrency and Computation: Practice and Experience*, pp. n/a–n/a, 2011.
23. AMD, "Amd64 architecture programmer's manual volume 2: System programming," tech. rep., AMD64 Technology, 2011.
24. W. Pugh, "The omega test: a fast and practical integer programming algorithm for dependence analysis," in *Supercomputing '91: Proceedings of the 1991 ACM/IEEE conference on Supercomputing*, (New York, NY, USA), pp. 4–13, 1991.
25. R. Harrington, "Origin and development of the method of moments for field computation," *IEEE Antennas and Propagation Magazine*, June 1990.
26. J. J. H. Wang, *Generalized Moment Methods in Electromagnetics*. New York: John Wiley & Sons, 1991.
27. J. L. Hess, "Panel methods in computational fluid dynamics," *Annual Reviews of Fluid Mechanics*, vol. 22, pp. 255–274, 1990.

28. L. Hess and M. O. Smith, "Calculation of potential flows about arbitrary bodies," in *Progress in Aeronautical Sciences* (D. Kuchemann, ed.), vol. 8, Pergamon Press, 1967.
29. A. Edelman, "Large dense numerical linear algebra in 1993: the parallel computing influence," *International Journal of High Performance Computing Applications*, vol. 7, no. 2, pp. 113–128, 1993.
30. R. F. Barrett, T. H. F. Chan, E. F. D'Azevedo, E. F. Jaeger, K. Wong, and R. Y. Wong, "Complex version of high performance computing LINPACK benchmark (HPL)," *Concurrency and Computation: Practice and Experience*, vol. 22, no. 5, pp. 573–587, 2010.
31. G. W. Stewart, "The decompositional approach to matrix computation," *Computing in Science & Engineering*, vol. 2, pp. 50–59, Jan/Feb 2000. ISSN: 1521-9615; DOI 10.1109/5992.814658.
32. A. Buttari, J. Langou, J. Kurzak, and J. J. Dongarra, "Parallel tiled QR factorization for multicore architectures," tech. rep., Innovative Computing Laboratory, University of Tennessee, 2007.
33. R. Schreiber and C. van Loan, "A storage-efficient WY representation for products of Householder transformations," *J. Sci. Stat. Comput.*, vol. 10, pp. 53–57, 1991.
34. G. Bosilca, A. Bouteiller, T. Herault, P. Lemarinier, N. Saengpatsa, S. Tomov, and J. J. Dongarra, "Performance portability of a GPU enabled factorization with the DAGuE framework," in *Proceedings of the IEEE Cluster 2011 Conference (PPAC Workshop)*, pp. 395–402, IEEE, September 2011.
35. A. D. Malony and W. E. Nagel, "The open trace format (OTF) and open tracing for HPC," in *Proceedings of the 2006 ACM/IEEE conference on Supercomputing*, SC '06, (New York, NY, USA), ACM, 2006.
36. G. Bosilca, A. Bouteiller, A. Danalis, M. Faverge, A. Haidar, T. Herault, J. Kurzak, J. Langou, P. Lemarinier, H. Ltaief, P. Luszczek, A. YarKhan, and J. J. Dongarra, "Flexible development of dense linear algebra algorithms on massively parallel architectures with DPLASMA," in *IEEE International Symposium on Parallel and Distributed Processing, 12th IEEE International Workshop on Parallel and Distributed Scientific and Engineering Computing (PDSEC-11)*, (Anchorage, AK), pp. 1432–1441, May 2011.
37. G. Bosilca, A. Bouteiller, A. Danalis, T. Herault, P. Lemarinier, and J. J. Dongarra, "DAGuE: A generic distributed dag engine for high performance computing," in *IEEE In-*

- ternational Symposium on Parallel and Distributed Processing, 16th International Workshop on High-Level Parallel Programming Models and Supportive Environments (HIPS-11)*, (Anchorage, AK), p. to appear, May 2011.
38. R. Bolze, F. Cappello, E. Caron, M. Daydé, F. Desprez, E. Jeannot, Y. Jégou, S. Lanteri, J. Leduc, N. Melab, G. Mornet, R. Namyst, P. Primet, B. Quetier, O. Richard, E.-G. Talbi, and I. Touche, “Grid’5000: A large scale and highly reconfigurable experimental grid testbed,” *International Journal of High Performance Computing Applications*, vol. 20, no. 4, pp. 481–494, 2006.
 39. L. S. Blackford, J. Choi, A. Cleary, E. D’Azevedo, J. Demmel, I. Dhillon, J. J. Dongarra, S. Hammarling, G. Henry, A. Petitet, K. Stanley, D. Walker, and R. C. Whaley, *ScaLAPACK Users’ Guide*. Philadelphia, PA: Society for Industrial and Applied Mathematics, 1997.
 40. J. J. Dongarra, P. Luszczek, and A. Petitet, “The LINPACK benchmark: Past, present and future,” *Concurrency Computat.: Pract. Exper.*, vol. 15, no. 9, pp. 803–820, 2003.
 41. H. Sutter, “The free lunch is over: A fundamental turn toward concurrency in software,” *Dr. Dobbs’ Journal*, vol. 30, no. 3, 2005. <http://www.ddj.com/184405990>.
 42. G. E. Moore, “Cramming more components onto integrated circuits,” *Electronics*, vol. 38, April 19 1965.
 43. R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, “Design of ion-implanted MOSFET’s with very small physical dimensions,” *IEEE Journal of Solid State Circuits*, vol. 9, no. 5, pp. 256–268, 1974. <http://dx.doi.org/10.1109/JSSC.1974.1050511>. DOI: 10.1109/JSSC.1974.1050511.