

# Supercomputers and Clusters and Grids, Oh My!

---

Jack Dongarra  
University of Tennessee  
and  
Oak Ridge National Laboratory

1/12/2007

1



## Take a Journey Through the World of High Performance Computing

---

Apologies to Frank Baum author of "Wizard of Oz"...

*Dorothy:* "Do you suppose we'll meet any wild animals?"

*Tinman:* "We might."

*Scarecrow:* "Animals that  
... that eat straw?"


*Tinman:* "Some. But mostly  
lions, and tigers, and  
bears."



*All:* **Supercomputers and clusters and grids, oh my!  
Supercomputers and clusters and grids, oh my!**

07


2




**H. Meuer, H. Simon, E. Strohmaier, & JD**

- Listing of the 500 most powerful Computers in the World
- Yardstick: Rmax from LINPACK MPP
 
$$Ax=b, \text{ dense problem}$$
- Updated twice a year
  - SC'xy in the States in November
  - Meeting in Germany in June



07- All data available from [www.top500.org](http://www.top500.org)



5




6





## Processors per System - Nov 2006



9



## 28th List: The TOP10

	Manufacturer	Computer	Rmax [TF/s]	Installation Site	Country	Year/ Arch	#Proc
1	IBM	BlueGene/L eServer Blue Gene	280.6	DOE/NNSA/LLNL	USA	2005 Custom	131,072
2	Sandia/Cray	Red Storm Cray XT3	101.4	NNSA/Sandia	USA	2006 Hybrid	26,544
3	IBM	BGW eServer Blue Gene	91.29	IBM Thomas Watson	USA	2005 Custom	40,960
4	IBM	ASC Purple eServer pSeries p575	75.76	DOE/NNSA/LLNL	USA	2005 Custom	12,208
5	IBM	MareNostrum JS21 Cluster, Myrinet	62.63	Barcelona Supercomputer Center	Spain	2006 Commod	12,240
6	Dell	Thunderbird PowerEdge 1850, IB	53.00	NNSA/Sandia	USA	2005 Commod	9,024
7	Bull	Tera-10 NovaScale 5160, Quadrics	52.84	CEA	France	2006 Commod	9,968
8	SGI	Columbia Altix, Infiniband	51.87	NASA Ames	USA	2004 Hybrid	10,160
9	NEC/Sun	Tsubame Fire x4600, ClearSpeed, IB	47.38	GSIC / Tokyo Institute of Technology	Japan	2006 Commod	11,088
10	Cray	Jaguar Cray XT3	43.48	ORNL	USA	2006 Hybrid	10,424

07

10

**IBM BlueGene/L #1 131,072 Processors**  
**Total of 18 systems all in the Top100**

1.6 MWatts (1600 homes) (64 racks, 64x32x32)  
 43,000 ops/s/person Rack 131,072 procs  
 (32 Node boards, 8x8x16)  
 2048 processors

**Chip** (2 processors)  
 2.8/5.6 GF/s  
 4 MB (cache)

**Compute Card** (2 chips, 2x1x1)  
 4 processors  
 5.6/11.2 GF/s  
 1 GB DDR

**Node Board** (32 chips, 4x4x2)  
 16 Compute Cards  
 64 processors  
 90/180 GF/s  
 16 GB DDR


**Rack**  
 2.9/5.7 TF/s  
 0.5 TB DDR

**Full system total of 131,072 processors**  
 180/360 TF/s  
 32 TB DDR

The compute node ASICs include all networking and processor functionality. Each compute ASIC includes two 32-bit superscalar PowerPC 440 embedded cores (note that L1 cache coherence is not maintained between these cores). (13K sec about 3.6 hours; n=1.8M)

**"Fastest Computer"**  
 BG/L 700 MHz 131K proc  
 64 racks  
 Peak: 367 Tflop/s  
 Linpack: 281 Tflop/s  
 77% of peak

11





# A PetaFlop Computer by the End of the Decade

◆ Many efforts working on a building a Petaflop system by the end of the decade.

➤ Cray

➤ IBM

➤ Sun

➤ Dawning

➤ Galactic

➤ Lenovo

➤ Hitachi

➤ NEC

➤ Fujitsu

07➤ Bull

HPCs

2+ Pflop/s Linpack  
6.5 PB/s data streaming BW  
3.2 PB/s Bisection BW  
64,000 GUPS

Chinese Companies

Japanese


“Life Simulator” (10 Pflop/s)




# Increasing CPU Performance: A Delicate Balancing Act

Increasing the number of gates into a tight knot and decreasing the cycle time of the processor

Lower Voltage



Increase Clock Rate & Transistor Density




We have seen increasing number of gates on a chip and increasing clock speed.

Heat becoming an unmanageable problem, Intel Processors > 100 Watts

We will not see the dramatic increases in clock speeds in the future.

However, the number of gates on a chip will continue to increase.





**Intel pushes for 80 core CPU by 2010**

Faster servers needed to power "mega data centres"

Tom Sanders at Intel Developer Forum in San Francisco, vnunet.com 27 Sep 2006

Targetting the next generation data centres for hosted applications, **Intel** has unfolded a set of new research projects that aim to deliver terra-scale chips.

Intel chief executive Paul Otellini at the **Intel Developer Forum** showed off a prototype of the TerraFLOP processor. The chip features **80 processor cores**, each running at 3.1GHz. It delivers a combined performance of more than one **teraflop** and has the ability to transfer terabytes of data per second, Otellini touted. A production model of the chip is slated for availability by 2010.

**TERAFLOP OF PERFORMANCE**

80 CORES

ROUTER

CORE

22 mm

13.75 mm

**1.2 TB/s memory BW**

"This kind of performance for the first time gives us the capability to imagine things like real time video search or real time speech translation from one language to another," Otellini told delegates.

The TerraFLOP processor is required to power what Intel described as the mega data centre, delivering online applications. Intel touted Google and YouTube as examples of providers that will require this level of computing power. The chipmaker projected that by 2010 terra-scale servers will make up about 25 percent of all server sales.

<http://www.pcpu.com/article.php?aid=3026>


07





# CPU Desktop Trends 2004-2011

- ◆ Relative processing power will continue to double every 18 months
- ◆ 5 years from now: 128 cores/chip w/512 logical processes per chip




07

17




# And Along Came the PlayStation 3




- ◆ The PlayStation 3's CPU based on a "Cell" processor
- ◆ Each Cell contains 8 APUs.
  - An SPE is a self contained vector processor which acts independently from the others.
  - 4 floating point units capable of a total of 25 Gflop/s (5 Gflop/s each @ 3.2 GHz)
  - 204 Gflop/s peak! 32 bit floating point; 64 bit floating point at 15 Gflop/s.
  - IEEE format, but only rounds toward zero in 32 bit, overflow set to largest
- According to IBM, the SPE's double precision unit is fully IEEE854 compliant.

Top-level block diagram of the Cell Broadband Engine (CBE)



Cell APU Architecture

Each APU is an independent vector CPU capable of 32 GFLOPs or 32 GOPs.



8



## 32 or 64 bit Floating Point Precision?

- ◆ **A long time ago 32 bit floating point was used**
  - Still used in scientific apps but limited
- ◆ **Most apps use 64 bit floating point**
  - Accumulation of round off error
    - A 10 TFlop/s computer running for 4 hours performs > 1 Exaflop ( $10^{18}$ ) ops.
  - Ill conditioned problems
  - IEEE SP exponent bits too few (8 bits,  $10^{\pm 38}$ )
  - Critical sections need higher precision
    - Sometimes need extended precision (128 bit fl pt)
  - However some can get by with 32 bit fl pt in some parts
- ◆ **Mixed precision a possibility**
  - Approximate in lower precision and then refine or improve solution to high precision.

07

19



## On the Way to Understanding How to Use the Cell Something Else Happened ...

- ◆ **Realized have the similar situation on our commodity processors.**

- That is, SP is 2X as fast as DP on many systems

- ◆ **The Intel Pentium and AMD Opteron have SSE2**

- 2 flops/cycle DP
- 4 flops/cycle SP

- ◆ **IBM PowerPC has AltaVec**

- 8 flops/cycle SP
- 4 flops/cycle DP
- No DP on AltaVec

Processor and BLAS Library	SGEMM (GFlop/s)	DGEMM (GFlop/s)	Speedup SP/DP
Pentium III Katmai (0.6GHz) Goto BLAS	0.98	0.46	2.13
Pentium III CopperMine (0.9GHz) Goto BLAS	1.59	0.79	2.01
Pentium Xeon Northwood (2.4GHz) Goto BLAS	7.68	3.88	1.98
Pentium Xeon Prescott (3.2GHz) Goto BLAS	10.54	5.15	2.05
Pentium IV Prescott (3.4GHz) Goto BLAS	11.09	5.61	1.98
AMD Opteron 240 (1.4GHz) Goto BLAS	4.89	2.48	1.97
PowerPC G5 (2.7GHz) AltaVec	18.28	9.98	1.83

07

Performance of single precision and double precision matrix multiply (SGEMM and DGEMM) with n=m=k=1000<sup>20</sup>



## Idea Something Like This...

- ◆ **Exploit 32 bit floating point as much as possible.**
  - Especially for the bulk of the computation
- ◆ **Correct or update the solution with selective use of 64 bit floating point to provide a refined results**
- ◆ **Intuitively:**
  - Compute a 32 bit result,
  - Calculate a correction to 32 bit result using selected higher precision and,
  - Perform the update of the 32 bit results with the correction using high precision.

07

21



## 32 and 64 Bit Floating Point Arithmetic

- ◆ **Iterative refinement for dense systems can work this way.**

Solve  $Ax = b$  in **lower precision**,  
save the factorization ( $L*U = A*P$ );  $O(n^3)$

Compute in **higher precision**  $r = b - A*x$ ;  $O(n^2)$

Requires a copy of original data A (stored in high precision)

Solve  $Az = r$ ; using the **lower precision** factorization;  $O(n^2)$

Update solution  $x_* = x + z$  using **high precision**;  $O(n)$

Iterate until converged.

- Wilkinson, Moler, Stewart, & Higham provide error bound for SP fl pt results when using DP fl pt.
- It can be shown that using this approach we can compute the solution to 64-bit floating point precision.

Requires extra storage, total is 1.5 times normal;  
 $O(n^3)$  work is done in **lower precision**  
 $O(n^2)$  work is done in **high precision**

Problems if the matrix is ill-conditioned in sp;  $O(10^8)$

07





## Speedups for $Ax = b$ (Ratio of Times)



Architecture (BLAS)	$n$	DGEMM /SGEMM	DP Solve /SP Solve	DP Solve /Iter Ref	# iter
Intel Pentium III Coppermine (Goto)	3500	2.10	2.24	<b>1.92</b>	4
Intel Pentium IV Prescott (Goto)	4000	2.00	1.86	<b>1.57</b>	5
AMD Opteron (Goto)	4000	1.98	1.93	<b>1.53</b>	5
Sun UltraSPARC IIe (Sunperf)	3000	1.45	1.79	<b>1.58</b>	4
IBM Power PC G5 (2.7 GHz) (VecLib)	5000	2.29	2.05	<b>1.24</b>	5
Cray X1 (libsci)	4000	1.68	1.57	<b>1.32</b>	7
Compaq Alpha EV6 (CXML)	3000	0.99	1.08	<b>1.01</b>	4
IBM SP Power3 (ESSL)	3000	1.03	1.13	<b>1.00</b>	3
SGI Octane (ATLAS)	2000	1.08	1.13	<b>0.91</b>	4

Architecture (BLAS-MPI)	# procs	$n$	DP Solve /SP Solve	DP Solve /Iter Ref	# iter
AMD Opteron (Goto - OpenMPI MX)	32	22627	1.85	<b>1.79</b>	6
AMD Opteron (Goto - OpenMPI MX)	64	32000	1.90	<b>1.83</b>	6

23




## IBM Cell 3.2 GHz, $Ax = b$



07

24



- 
- Refinement Technique Using Single/Double Precision**
- ◆ **Linear Systems**
    - LU dense (in current release of LAPACK) and sparse
    - Cholesky
    - QR Factorization
  - ◆ **Eigenvalue**
    - Symmetric eigenvalue problem
    - SVD
    - Same idea as with dense systems,
      - Reduce to tridiagonal/bi-diagonal in lower precision, retain original data and improve with iterative technique using the lower precision to solve systems and use higher precision to calculate residual with original data.
      - $O(n^2)$  per value/vector
  - ◆ **Iterative Linear System**
    - Relaxed GMRES
    - Inner/outer iteration scheme
- 07 See webpage for tech report which discusses this. 26



## PetaFlop Computers in 2 Years!

- ◆ **Oak Ridge National Lab**
  - Planned for 4<sup>th</sup> Quarter 2008 (1 Pflop/s peak)
  - From Cray's XT family
  - Use quad core from AMD
    - 23,936 Chips
    - Each chip is a quad core-processor (95,744 processors)
    - Each processor does 4 flops/cycle
    - Cycle time of 2.8 GHz
  - Hypercube connectivity
  - Interconnect based on Cray XT technology
  - 6MW, 136 cabinets
- ◆ **Los Alamos National Lab**
  - Roadrunner (2.4 Pflop/s peak)
  - Use IBM Cell and AMD processors
  - 75,000 cores

07

27



## Constantly Evolving - Hybrid Design

- ◆ **More and more High Performance Computers will be built on a Hybrid Design**
- ◆ **Cluster of Cluster systems**
  - Multicore nodes in a cluster
- ◆ **Nodes augmented with accelerators**
  - ClearSpeed, GPUs, Cell
- ◆ **Japanese 10 PFlop/s "Life Simulator"**
  - Vector+Scalar+Grape:
    - Theoretical peak performance: >1-2 PetaFlops from Vector + Scalar System, ~10 PetaFlops from MD-GRAPe-like System
- ◆ **LANL's Roadrunner**
  - Multicore + specialized accelerator boards



07

28



## Future Large Systems, Say in 5 Years

- ◆ 128 cores per socket
- ◆ 32 sockets per node
- ◆ 128 nodes per system
- ◆ System =  $128 \times 32 \times 128$   
= 524,288 Cores!
- ◆ And by the way, its 4 threads of exec per core
- ◆ That's about 2M threads to manage




07



## The Grid


- ◆ Motivation: When communication is close to free we should not be restricted to local resources when solving problems.
- ◆ Infrastructure that builds on the Internet and the Web
- ◆ Enable and exploit large scale sharing of resources
- ◆ Virtual organization
  - Loosely coordinated groups
- ◆ Provides for remote access of resources
  - Scalable
  - Secure
  - Reliable mechanisms for discovery and access




In some ideal setting:  
 User submits work, infrastructure finds an execution target  
 Ideally you don't care where.

07




30



 **The Grid:**  
**The Good, The Bad, and The Ugly**

---

- ◆ **Good:**
  - **Vision;**
  - **Community;**
  - **Developed functional software;**
- ◆ **Bad:**
  - **Oversold the grid concept;**
  - **Still too hard to use;**
  - **Underestimated the technical difficulties;**
  - **Point solution to apps**
- ◆ **Ugly:**
  - **Authentication and security**
  - **Gap between hype and reality**

07 32





# The Computing Continuum



- ◆ Each strikes a different balance
  - computation/communication coupling
- ◆ Implications for execution efficiency
- ◆ Applications for diverse needs
  - *computing is only one part of the story!*

07

33



# Grids vs. Capability vs. Cluster Computing

- ◆ Not an "either/or" question
  - Each addresses different needs
  - Each are part of an integrated solution
- ◆ Grid strengths
  - Coupling necessarily distributed resources
    - instruments, software, hardware, archives, and people
  - Eliminating time and space barriers
    - remote resource access and capacity computing
  - Grids are not a cheap substitute for capability HPC
- ◆ Highest performance computing strengths
  - Supporting foundational computations
    - terascale and petascale "nation scale" problems
  - Engaging tightly coupled computations and teams
- ◆ Clusters
  - Low cost, group solution
  - Potential hidden costs
- ◆ Key is easy access to resources in a transparent way

07

34



## Future Directions and Issues



- ◆ **Petaflops in 2 years not 4**
- ◆ **Multicore**
  - Disruptive (think similar to what happened with distributed memory in the 90's)
  - Today 4 core/chip, 64 by end of decade, perhaps 1K in 2012
- ◆ **Heterogeneous/Hybrid computing is returning**
  - IBM Cell, GPUs, FPGAs, ...
- ◆ **Use of mixed precision for speed and delivery of full precision accuracy**
  - IBM Cell, GPUs, FPGAs
- ◆ **Fault Tolerance**
  - Hundreds of thousands of processors
- ◆ **Self adaptively in the software and algorithms**
  - ATLAS like adaptation
- ◆ **New languages**
  - UPC, CAF, X10, Chapel, Fortress

07

35



## Real Crisis With HPC Is With The Software

- ◆ **Our ability to configure a hardware system capable of 1 PetaFlop ( $10^{15}$  ops/s) is without question just a matter of time and \$\$.**
- ◆ **A supercomputer application and software are usually much more long-lived than a hardware**
  - Hardware life typically five years at most.... Apps 20-30 years
  - Fortran and C are the main programming models (still!!!)
- ◆ **The REAL CHALLENGE is Software**
  - Programming hasn't changed since the 70's
  - HUGE manpower investment
    - MPI... is that all there is?
  - Often requires HERO programming
  - Investments in the entire software stack is required (OS, libs, etc.)
- ◆ **Software is a major cost component of modern technologies.**
  - The tradition in HPC system procurement is to assume that the software is free... SOFTWARE COSTS (over and over)
- ◆ **What's needed is a long-term, balanced investment in the HPC Ecosystem: hardware, software, algorithms and applications.**

07

36



## Collaborators / Support

### ◆ Top500 Team

- Erich Strohmaier, NERSC
- Hans Meuer, Mannheim
- Horst Simon, NERSC

<http://www.top500.org/>

### ◆ NetSolve

- Asim YarKhan, UTK
- Keith Seymour, UTK
- Zhiao Shi, UTK



Google™

