

Chapter 11

Changes in Dense Linear Algebra Kernels: Decades-Long Perspective

Piotr Luszczyk^a, Jakub Kurzak^a, and Jack Dongarra^{a,b}

^a*University of Tennessee*

^b*Oak Ridge National Laboratory and University of Manchester*

Over the years, computational physics and chemistry served as an ongoing source of problems that demanded the ever increasing performance from hardware as well as the software that ran on top of it. Most of these problems could be translated into solutions for systems of linear equations: the very topic of numerical linear algebra. Seemingly then, a set of efficient linear solvers could be solving important scientific problems for years to come. We argue that dramatic changes in hardware designs precipitated by the shifting nature of the marketplace of computer hardware had a continuous effect on the software for numerical linear algebra. The extraction of high percentages of peak performance continues to require adaptation of software. If the past history of this adaptive nature of linear algebra software is any guide then the future theme will feature changes as well — changes aimed at harnessing the incredible advances of the evolving hardware infrastructure.

11.1. The Schrödinger Connection

Computational chemistry and physics have been in a continuous need of high performance hardware and software to model molecular and particle interactions. Especially in high demand are numerical libraries for *linear algebra* on dense matrices (matrices with most entries being non-zero).

Computational experiments of self-sustaining fusion reactions could give us an informed perspective on how to build a device capable of

1 producing and controlling the high performance [1]. Modeling the heating
2 response of plasma due to radio frequency (RF) waves in the fast wave
3 time scale leads to solving the generalized Helmholtz equation. The time
4 harmonic terms of effective approximations of the electric field, magnetic
5 field, and distribution function as a time-averaged equilibrium satisfy the
6 equation. The Scientific Discovery through Advanced Computing project
7 (SciDAC) Numerical Computation of Wave Plasma-Interactions in Multi-
8 dimensional Systems developed and implemented a simulation code that
9 gives insight into how electromagnetic waves can be used for driving
10 current flow, heating and controlling instabilities in the plasma. The code is
11 called AORSA [2, 3, 4] and stands for All ORders Spectral Algorithm. The
12 resulting computation requires a solution of a system of linear equations
13 exceeding half a million unknowns [5].

14 In quantum chemistry, most of the scientific simulation codes result in
15 a numerical linear algebra problem that may readily be solved with the
16 ScaLAPACK library. For example, early versions of ParaGauss relied on
17 diagonalization of the Kohn–Sham matrix and the parallelization method
18 of choice relied on the irreducible representations of the point group. The
19 submatrices diagonalize in parallel and the number of them depended on the
20 symmetry group. When using one of ScaLAPACK’s parallel eigensolvers it
21 is possible to achieve speedup even for a Kohn–Sham matrix with only one
22 block. A different use of the BLAS library occurs in UTChem — an appli-
23 cation code that collects a number of methods that allow for accurate and
24 efficient calculations for computational chemistry of electronic structure
25 problems. Both the ground and excited states of molecular systems are
26 covered. In supporting a number of single-reference many-electron theo-
27 ries such as configuration-interaction theory, coupled-cluster theory, and
28 Møller–Plesset perturbation theory, UTChem derives working equations
29 using a symbolic manipulation program called Tensor Contraction Engine
30 (TCE). It automates the process of deriving final formulas and generation
31 of the execution program. The contraction of creation and annihilation
32 operators according to Wick’s theorem, consolidation of identical terms,
33 and reduction of the expressions into the form of tensor contractions con-
34 trolled by permutation operators are all done automatically by TCE. If tensor
35 contractions are treated as a collection of multi-dimensional summations
36 of the product of a few input arrays then the commutative, associative,
37 and distributive properties of the summation allow for a number of exe-
38 cution orders, each of which having different execution rates when mapped
39 to a particular hardware architecture. Also, some of the execution orders
40 would result in calls to BLAS, which provides a substantial increase in

1 floating-point execution rate. The current TCE implementation generates
2 many-electron theories that are limited to non-relativistic Hartree–Fock
3 formulation with reference wave functions but it is possible to extend it to
4 relativistic two- and four-component reference wave functions.

5 **11.2. A Stroll Down the Memory Lane**

6 The key motivation in the design of efficient linear algebra algorithms for
7 advanced-architecture computers involves the storage and retrieval of data.
8 Designers wish to minimize the frequency with which data moves between
9 different levels of the memory hierarchy. Once data is in registers or the
10 fastest cache, all processing required for this data should be performed
11 before it gets evicted back to the main memory. Thus, the main algorithmic
12 approach for exploiting both vectorization and parallelism in our imple-
13 mentations uses block-partitioned algorithms, particularly in conjunction
14 with highly tuned kernels for performing matrix-vector and matrix-matrix
15 operations (the Level-2 and Level-3 BLAS). Block partitioning means that
16 the data is divided into blocks, each of which should fit within a cache
17 memory or a vector register file.

18 The computer architectures considered in this chapter are:

- 19 ● Vector machines
- 20 ● RISC computers with cache hierarchies
- 21 ● Parallel systems with distributed memory (the communication between
22 compute nodes happens by explicitly exchanging messages: the memory
23 is physically and programmatically distributed)
- 24 ● Multi-core computers

25 We briefly discuss these architectures in the order of these bullet points.

26 First, vector machines were introduced in the late 1970s and early 1980s.
27 They were able in one step to perform a single operation on a relatively large
28 number of operands stored in vector registers. Expressing matrix algorithms
29 as vector-vector operations was a natural fit for this type of machines.
30 However, some of the vector designs had a limited ability to load and store
31 the vector registers in main memory. A technique called *chaining* allowed
32 this limitation to be circumvented by moving data between the registers
33 before accessing main memory. Chaining required recasting linear algebra
34 in terms of matrix-vector operations.

35 Secondly, RISC computers were introduced in the late 1980s and early
36 1990s. While their clock rates might have been comparable to those of the

1 vector machines, the computing speed lagged behind due to their lack of
2 vector registers. Another deficiency was their creation of a deep memory
3 hierarchy with multiple levels of cache memory to alleviate the scarcity of
4 bandwidth that was, in turn, caused mostly by a limited number of memory
5 banks. The eventual success of this architecture is commonly attributed
6 to the right price point and astonishing improvements in performance over
7 time as predicted by Moore's Law. With RISC computers, the linear algebra
8 algorithms had to be redone yet again. This time, the formulations had to
9 expose as many matrix-matrix operations as possible, which guaranteed
10 good cache reuse.

11 Thirdly, a natural way of achieving even greater performance levels
12 with both vector and RISC processors is by connecting them together with
13 a network and letting them cooperate to solve a problem bigger than would
14 be feasible on just one processor. This advance results in parallel systems
15 with distributed memory. Many hardware configurations followed this path,
16 so the matrix algorithms had to follow this as well. It was quickly discovered
17 that good local performance has to be combined with good global parti-
18 tioning of the matrices and vectors.

19 Any trivial divisions of matrix data quickly uncovered scalability
20 problems dictated by so-called *Amdahl's Law*: the observation that the
21 time taken by the sequential portion of a computation provides the minimum
22 bound for the entire execution time, and therefore limits the gains achievable
23 from parallel processing. In other words, unless most of computations
24 can be done independently, the point of diminishing returns is reached,
25 and adding more processors to the hardware mix will not result in faster
26 processing.

27 Finally, the class of multi-core architectures includes both symmetric
28 multiprocessing (SMP) and single-chip multi-core machines, for the sake
29 of simplicity. Single-chip multi-core processors constitute a new paradigm
30 in commodity hardware: instead of increasing frequency and complexity
31 of a chip, new cores are added on a single die. This is probably an unfair
32 simplification, as the SMP machines usually have better memory systems.
33 But when applied to matrix algorithms, both yield good performance results
34 with very similar algorithmic approaches: these combine local cache reuse
35 and independent computation with explicit control of data dependences.

36 The initial success of vector computers in the 1970s was driven by raw
37 performance. The introduction of this type of computer systems started the
38 area of supercomputing (see Fig. 11.1). In the 1980s the availability of
39 standard development environments and of application software packages
40 became more important. Next to performance these criteria determined




Fig. 11.1. Performance of the fastest computer systems for the last six decades compared to Moore's Law. (DEC VAX-11/780 with its speed of 1 MIPS is not featured as it couldn't compete with its contemporaries from CDC and Cray.)

1 the success of massively parallel vector systems especially at industrial
 2 customers. These and similar MPPs (massively parallel processors) became
 3 successful in the early nineties due to their better price/performance ratios,
 4 which was enabled by the attack of the 'killer-micros' (microprocessor
 5 designs that eventually commoditized the processing market and cannibalized
 6 the profits of custom processor companies and thus effectively killed
 7 them in the marketplace). In the lower and medium market segments the
 8 MPPs were replaced by microprocessor based SMP systems in the middle
 9 of the nineties. Towards the end of the nineties only the companies that
 10 had entered the emerging markets for massive parallel database servers
 11 and financial applications attracted enough business volume to be able to
 12 support the hardware development for the numerical high end computing
 13 market as well. Success in the traditional floating-point intensive engi-
 14 neering applications was no longer sufficient for survival in the market.
 15 The success of microprocessor based SMP concepts even for the very high-
 16 end systems were the basis for the emerging cluster concepts in the early
 17 2000s. Within the first half of this decade clusters of PCs and workstations
 18 have become the prevalent architecture for many application areas in the

1 TOP500 (see www.top500.org) on all ranges of performance. However, the
2 Earth Simulator vector system demonstrated that many scientific applica-
3 tions could benefit greatly from other computer architectures. At the same
4 time there is renewed broad interest in the scientific HPC community for
5 new hardware architectures and new programming paradigms. The IBM
6 BlueGene/L system is one early example of a shifting design focus for
7 large-scale system.

8 11.3. A Decompositional Approach

At the basis of numerical solutions to *linear systems of equations* lies a decompositional approach. The general idea is the following: given a problem involving a matrix A , one factors or decomposes A into a product of simpler matrices from which the problem can easily be solved. This divides the computational problem into two parts: first determine an appropriate decomposition, and then use it in solving the problem at hand. Consider the problem of solving the linear system:

$$Ax = b, \quad (11.1)$$

where A is a nonsingular matrix of order n . The decompositional approach begins with the observation that it is possible to factor A in the form:

$$A = LU, \quad (11.2)$$

where L is a lower triangular matrix (a matrix that has only zeros above the diagonal) with ones on the diagonal, and U is upper triangular (with only zeros below the diagonal). During the decomposition process, diagonal elements of A (called *pivots*) are used to divide the elements below the diagonal. If matrix A has a zero pivot, the process will break with division-by-zero error. Also, small values of the pivots excessively amplify the numerical errors of the process. So for numerical stability, the method needs to interchange rows of the matrix or make sure pivots are as large (in absolute value) as possible. This observation leads to a row permutation matrix P and modifies the factored form to:

$$PA = LU. \quad (11.3)$$

The solution can then be written in the form:

$$x = A^{-1}b \quad (11.4)$$

1 and the use of L and U factors suggests the following algorithm for solving
2 the system of equations:

- 3 1. Factor PA into LU (P is applied as we factor A).
- 4 2. Solve the system $Ly = Pb$ (this comes by replacing Ux with y in
5 $LUx = Pb$).
- 6 3. Solve the system $Ux = y$.

7 This approach to matrix computations through decomposition has
8 proven very useful for several reasons. First, the approach separates the
9 computation into two stages: the computation of a decomposition, followed
10 by the use of the decomposition to solve the problem at hand. Such sepa-
11 ration can be important, for example, if different right hand sides are present
12 and need to be solved at different points in the process. The matrix needs
13 to be factored only once and reused for the different right hand sides. This
14 is particularly important because the factorization of A , step 1, requires
15 $O(n^3)$ operations, whereas the solutions, steps 2 and 3, require only $O(n^2)$
16 operations. Another aspect of the algorithm's strength is in storage: the
17 L and U factors do not require extra storage, but can take over the space
18 occupied initially by the original matrix A .

19 For the discussion of coding this algorithm, we present only the com-
20 putationally intensive part of the process, which is step 1, the factorization
21 of the matrix.

22 **11.4. Vector Processors**

23 In the second half of the seventies the introduction of vector computer
24 systems marked the beginning of modern Supercomputing. These systems
25 offered a performance advantage of at least one order of magnitude over
26 conventional systems of that time. Raw performance was the main if not
27 the only selling argument. In the first half of the eighties the integration
28 of vector systems in conventional computing environments became more
29 important. Only the manufacturers, which provided standard programming
30 environments, operating systems and key applications, were successful
31 in getting industrial customers and survived. Performance was mainly
32 increased by improved chip technologies and by producing shared memory
33 multi-processor systems. They were able in one step to perform a single
34 operation on a relatively large number of operands stored in vector registers.
35 Expressing matrix algorithms as vector-vector operations was a natural fit
36 for this type of machines. However, some of the vector designs had a limited

1 ability to load and store the vector registers in main memory. A technique
2 called *chaining* allowed this limitation to be circumvented by moving data
3 between the registers before accessing main memory. Chaining required
4 recasting linear algebra in terms of matrix-vector operations.

5 Vector architectures exploit pipeline processing by running mathe-
6 matical operations on arrays of data in a simultaneous or pipelined fashion.
7 Most algorithms in linear algebra can be easily vectorized. Therefore, in the
8 late 70s there was an effort to standardize vector operations for use in sci-
9 entific computations. The idea was to define some simple, frequently used
10 operations and implement them on various systems to achieve portability
11 and efficiency. This package came to be known as the Level-1 Basic Linear
12 Algebra Subprograms (BLAS) or Level-1 BLAS.

13 The term Level-1 denotes vector-vector operations. As we will see,
14 Level-2 (matrix-vector operations), and Level-3 (matrix-matrix operations)
15 play important roles as well. In the 1970s, the algorithms of dense linear
16 algebra were implemented in a systematic way by the LINPACK project.
17 LINPACK is a collection of Fortran subroutines that analyze and solve linear
18 equations and linear least-squares problems. The package solves linear
19 systems whose matrices are general, banded, symmetric indefinite, sym-
20 metric positive definite, triangular, and square tridiagonal (only diagonal,
21 super-diagonal and sub-diagonal are present). In addition, the package com-
22 putes the QR (matrix Q is unitary or hermitian and R is upper trapezoidal)
23 and singular value decompositions of rectangular matrices and applies them
24 to least-squares problems. LINPACK uses column-oriented algorithms,
25 which increase efficiency by preserving locality of reference. By *column*
26 *orientation*, we mean that the LINPACK code always references arrays
27 down columns, not across rows. This is important since Fortran stores
28 arrays in column-major order. This means that as one proceeds down a
29 column of an array, the memory references proceed sequentially through
30 memory. Thus, if a program references an item in a particular block, the
31 next reference is likely to be in the same block.

32 The software in LINPACK was kept machine-independent partly
33 through the introduction of the Level-1 BLAS routines. Calling Level-1
34 BLAS did almost all of the computation. For each machine, the set of
35 Level-1 BLAS would be implemented in a machine-specific manner to
36 obtain high performance.

37 The Level-1 BLAS subroutines DAXPY, DSCAL, and IDAMAX are
38 used in the routine DGEFA (see Fig. 11.2).

39 It was presumed that the BLAS operations would be implemented in
40 an efficient, machine-specific way suitable for the computer on which the


```

subroutine dgefa(a,lda,n,ipvt,info)
integer lda,n,ipvt(1),info
double precision a(lda,1)
double precision t
integer idamax,j,k,kpl,1,nml
c
c gaussian elimination with partial pivoting
c
info = 0
nml = n - 1
if (nml .lt. 1) go to 70
do 60 k = 1, nml
kpl = k + 1
c
c find l = pivot index
c
l = idamax(n-k+1,a(k,k),1) + k - 1
ipvt(k) = l
c
c zero pivot implies this column is already triangularized
c
if (a(l,k) .eq. 0.0d0) go to 40
c
c interchange if necessary
c
if (l .eq. k) go to 10
t = a(l,k)
a(l,k) = a(k,k)
a(k,k) = t
10 continue
c
c compute multipliers
c
t = -1.0d0/a(k,k)
call dscal(n-k,t,a(k+1,k),1)
c
c row elimination with column indexing
c
do 30 j = kpl, n
t = a(l,j)
if (l .eq. k) go to 20
a(l,j) = a(k,j)
a(k,j) = t
20 continue
call daxpy(n-k,t,a(k+1,k),1,a(k+1,j),1)
30 continue
go to 50
40 continue
info = k
50 continue
60 continue
70 continue
ipvt(n) = n
if (a(n,n) .eq. 0.0d0) info = n
return
end

```

Fig. 11.2. LINPACK variant of LU factorization (this is the original FORTRAN 66 code — if LINPACK was written today it would have used Fortran 95).

1 subroutines were executed. On a vector computer, this could translate
2 into a simple, single vector operation. This avoided leaving the opti-
3 mization up to the compiler and explicitly exposing a performance-critical
4 operation.

5 In a sense, then, the beauty of the original code was regained with the
6 use of a new vocabulary to describe the algorithms: the BLAS. Over time,
7 the BLAS became a widely adopted standard and were most likely the first
8 to enforce two key aspects of software: modularity and portability. Again,
9 these are taken for granted today, but at the time they were not. One could
10 have the cake of compact algorithm representation and eat it too, because
11 the resulting Fortran code was portable.

12 Most algorithms in linear algebra can be easily vectorized. However,
13 to gain the most out of such architectures, simple vectorization is usually
14 not enough. Some vector computers are limited by having only one path
15 between memory and the vector registers. This creates a bottleneck if a
16 program loads a vector from memory, performs some arithmetic operations,
17 and then stores the results. In order to achieve top performance, the scope of
18 the vectorization must be expanded to facilitate chaining operations together
19 and to minimize data movement, in addition to using vector operations.
20 Recasting the algorithms in terms of matrix-vector operations makes it
21 easy for a vectorizing compiler to achieve these goals.

22 Thus, as computer architectures became more complex in the design of
23 their memory hierarchies, it became necessary to increase the scope of the
24 BLAS routines from Level-1 to Level-2 and Level-3.

25 **11.5. RISC Processors**

26 RISC computers were introduced in the late 1980s and early 1990s. While
27 their clock rates might have been comparable to those of the vector
28 machines, the computing speed lagged behind due to their lack of vector
29 registers. Another deficiency was their creation of a deep memory hierarchy
30 with multiple levels of cache memory to alleviate the scarcity of bandwidth
31 that was, in turn, caused mostly by a limited number of memory banks. The
32 eventual success of this architecture is commonly attributed to the right
33 price point and astonishing improvements in performance over time as pre-
34 dicted by Moore's Law. With RISC computers, the linear algebra algorithms
35 had to be redone yet again. This time, the formulations had to expose as
36 many matrix-matrix operations as possible, which guaranteed good cache
37 reuse.

1 As mentioned before, the introduction in the late 1970s and early 1980s
2 of vector machines brought about the development of another variant of
3 algorithms for dense linear algebra. This variant was centered on the
4 multiplication of a matrix by a vector. These subroutines were meant to
5 give improved performance over the dense linear algebra subroutines in
6 LINPACK, which were based on Level-1 BLAS. In the late 1980s and
7 early 1990s, with the introduction of RISC-type microprocessors (the “killer
8 micros”) and other machines with cache-type memories, we saw the devel-
9 opment of LAPACK Level-3 algorithms for dense linear algebra. A Level-3
10 code is typified by the main Level-3 BLAS, which, in this case, is matrix
11 multiplication.

12 The original goal of the LAPACK project was to make the widely
13 used LINPACK library run efficiently on vector and shared-memory par-
14 allel processors. On these machines, LINPACK is inefficient because its
15 memory access patterns disregard the multilayered memory hierarchies
16 of the machines, thereby spending too much time moving data instead of
17 doing useful floating-point operations. LAPACK addresses this problem by
18 reorganizing the algorithms to use block matrix operations, such as matrix
19 multiplication, in the innermost loops (see the paper by E. Anderson and
20 J. Dongarra under “Further Reading”). These block operations can be opti-
21 mized for each architecture to account for its memory hierarchy, and so
22 provide a transportable way to achieve high efficiency on diverse modern
23 machines.

24 Here we use the term “*transportable*” instead of “portable” because,
25 for fastest possible performance, LAPACK requires that highly optimized
26 block matrix operations be implemented already on each machine. In other
27 words, the correctness of the code is portable, but high performance is
28 not — if we limit ourselves to a single Fortran source code.

29 LAPACK can be regarded as a successor to LINPACK in terms of
30 functionality, although it doesn’t always use the same function-calling
31 sequences. As such a successor, LAPACK was a win for the scientific
32 community because it could keep LINPACK’s functionality while getting
33 improved use out of new hardware.

34 Most of the computational work in the algorithm from Fig. 11.3 is
35 contained in three routines:

- 36 ● DGEMM — Matrix-matrix multiplication
- 37 ● DTRSM — Triangular solve with multiple right hand sides
- 38 ● DGETF2 — Unblocked LU factorization for operations within a block
39 column

```

SUBROUTINE DGETRF( M, N, A, LDA, IPIV, INFO )
  INTEGER INFO, LDA, M, N
  INTEGER IPIV( * )
  DOUBLE PRECISION A( LDA, * )
  DOUBLE PRECISION ONE
  PARAMETER ( ONE = 1.0D+0 )
  INTEGER I, IINFO, J, JB, NB
  EXTERNAL DGEMM, DGETF2, DLASWP, DTRSM, XERBLA
  INTEGER ILAENV
  EXTERNAL ILAENV
  INTRINSIC MAX, MIN
  INFO = 0
  IF( M.LT.0 ) THEN
    INFO = -1
  ELSE IF( N.LT.0 ) THEN
    INFO = -2
  ELSE IF( LDA.LT.MAX( 1, M ) ) THEN
    INFO = -4
  END IF
  IF( INFO.NE.0 ) THEN
    CALL XERBLA( 'DGETRF', -INFO )
    RETURN
  END IF
  IF( M.EQ.0 .OR. N.EQ.0 ) RETURN
  NB = ILAENV( 1, 'DGETRF', ' ', M, N, -1, -1 )
  IF( NB.LE.1 .OR. NB.GE.MIN( M, N ) ) THEN
    CALL DGETF2( M, N, A, LDA, IPIV, INFO )
  ELSE
    DO 20 J = 1, MIN( M, N ), NB
      JB = MIN( MIN( M, N )-J+1, NB )
      * Factor diagonal and subdiagonal blocks and test for exact
      * singularity.
      CALL DGETF2( M-J+1, JB, A( J, J ), LDA, IPIV( J ), IINFO )
      * Adjust INFO and the pivot indices.
      IF( INFO.EQ.0 .AND. IINFO.GT.0 ) INFO = IINFO + J - 1
      DO 10 I = J, MIN( M, J+JB-1 )
        IPIV( I ) = J - 1 + IPIV( I )
      10 CONTINUE
      * Apply interchanges to columns 1:J-1.
      CALL DLASWP( J-1, A, LDA, J, J+JB-1, IPIV, 1 )
      IF( J+JB.LE.N ) THEN
        * Apply interchanges to columns J+JB:N.
        CALL DLASWP( N-J-JB+1, A( 1, J+JB ), LDA, J, J+JB-1, IPIV, 1 )
        * Compute block row of U.
        CALL DTRSM( 'Left', 'Lower', 'No transpose', 'Unit', JB,
          $           N-J-JB+1, ONE, A( J, J ), LDA, A( J, J+JB ), LDA )
        * IF( J+JB.LE.M ) THEN
          * Update trailing submatrix.
          CALL DGEMM( 'No transpose', 'No transpose', M-J-JB+1,
            $           N-J-JB+1, JB, -ONE, A( J+JB, J ), LDA,
            $           A( J, J+JB ), LDA, ONE, A( J+JB, J+JB ), LDA )
          END IF
        END IF
      20 CONTINUE
    END IF
    RETURN
  END

```

Fig. 11.3. LAPACK's LU factorization routine DGETRF (FORTRAN 77 coding.)

1 One of the key parameters in the algorithm is the block size, called
2 NB here. If NB is too small or too large, poor performance can result —
3 hence the importance of the ILAENV function, whose standard implementa-
4 tion was meant to be replaced by a vendor implementation encapsulating
5 machine-specific parameters upon installation of the LAPACK library. At
6 any given point of the algorithm, NB columns or rows are exposed to a
7 well-optimized Level-3 BLAS. If NB is 1, the algorithm is equivalent in
8 performance and memory access patterns to the LINPACK's version.

9 Matrix–matrix operations offer the proper level of modularity for perfor-
10 mance and transportability across a wide range of computer architectures,
11 including parallel systems with memory hierarchy. This enhanced perfor-
12 mance is primarily due to a greater opportunity for reusing data. There are
13 numerous ways to accomplish this reuse of data to reduce memory traffic
14 and to increase the ratio of floating-point operations to data movement
15 through the memory hierarchy. This improvement can bring a three- to
16 ten-fold improvement in performance on modern computer architectures.

17 The jury is still out concerning the productivity of writing and reading the
18 LAPACK code: how hard is it to generate the code from its mathematical
19 description? The use of vector notation in LINPACK is arguably more
20 natural than LAPACK's matrix formulation. The mathematical formulas
21 that describe algorithms are usually more complex if only matrices are
22 used, as opposed to mixed vector-matrix notation.

23 **11.6. Clusters**

24 Traditional design focus for MPP systems was the very high end of perfor-
25 mance. In the early nineties the SMP systems of various workstation
26 manufacturers as well as the IBM SP series, which targeted the lower and
27 medium market segments, gained great popularity (see Fig. 11.4). Their
28 price/performance ratios were better due to the missing overhead in the
29 design for support of the very large configurations and due to cost advan-
30 tages of the larger production numbers. Due to the vertical integration of
31 performance it was no longer economically feasible to produce and focus
32 on the highest end of computing power alone. The design focus for new
33 systems shifted to the market of medium performance systems.

34 The acceptance of MPP systems not only for engineering applications
35 but also for new commercial applications especially for database applica-
36 tions emphasized different criteria for market success such as the stability of
37 the system, continuity of the manufacturer and price/performance. Success




Fig. 11.4. Main architectural categories seen in the TOP500.

1 in commercial environments became a new important requirement for a
 2 successful Supercomputer business towards the end of the nineties. Due to
 3 these factors and the consolidation in the number of vendors in the market,
 4 hierarchical systems built with components designed for the broader commercial
 5 market did replace homogeneous systems at the very high end
 6 of performance. The marketplace adopted clusters of SMPs readily, while
 7 academic research focused on clusters of workstations and PCs.

8 In the early 2000s Clusters build with off-the-shelf components gained
 9 more and more attention not only as academic research object but also computing
 10 platforms with end-users of HPC computing systems. By 2004 these
 11 groups of clusters represent the majority of new systems on the TOP500
 12 in a broad range of application areas. One major consequence of this trend
 13 was the rapid rise in the utilization of Intel processors in HPC systems.
 14 While virtually absent in the high end at the beginning of the decade, Intel
 15 processors are now used in the majority of HPC systems. Clusters in the
 16 nineties were mostly self-made system designed and built by small groups
 17 of dedicated scientist or application experts. This changed rapidly as soon
 18 as the market for clusters based on PC technology matured. Nowadays the
 19 large majority of TOP500-class clusters are manufactured and integrated by
 20 either a few traditional large HPC manufacturers such as IBM or Hewlett-
 21 Packard or numerous small, specialized integrators of such systems.

1 At the end of the nineties clusters were common in academia but
2 mostly as research objects and not primarily as general purpose com-
3 puting platforms for applications. Most of these clusters were of compa-
4 rable small scale and as a result the November 1999 edition of the TOP500
5 listed only seven cluster systems. This changed dramatically as industrial
6 and commercial customers started deploying clusters as soon as applica-
7 tions with less stringent communication requirements permitted them to
8 take advantage of the better price/performance ratio—roughly an order of
9 magnitude—of commodity based clusters. At the same time all major vendors
10 in the HPC market started selling this type of cluster to their customer base.
11 In November 2004, clusters were the dominant architectures in the TOP500
12 with 294 systems at all levels of performance (see Fig. 11.4). Companies
13 such as IBM and Hewlett-Packard sell the majority of these clusters and a
14 large number of them are installed at commercial and industrial customers.

15 In addition, there still is generally a large difference in the usage of
16 clusters and their more integrated counterparts: clusters are mostly used for
17 *capacity computing* while the integrated machines primarily are used for
18 *capability computing*. The largest supercomputers are used for capability
19 or turnaround computing where the maximum processing power is applied
20 to a single problem. The goal is to solve a larger problem, or to solve a
21 single problem in a shorter period of time. Capability computing enables the
22 solution of problems that cannot otherwise be solved in a reasonable period
23 of time (for example, by moving from a 2D to a 3D simulation, using finer
24 grids, or using more realistic models). Capability computing also enables
25 the solution of problems with real-time constraints (e.g. predicting weather).
26 The main figure of merit is time to solution. Smaller or cheaper systems are
27 used for capacity computing, where smaller problems are solved. Capacity
28 computing can be used to enable parametric studies or to explore design
29 alternatives; it is often needed to prepare for more expensive runs on capa-
30 bility systems. Capacity systems will often run several jobs simultaneously.
31 The main figure of merit is sustained performance per unit cost. Traditi-
32 tionally, vendors of large supercomputer systems have learned to provide
33 for the capacity mode of operation as the precious resources of their systems
34 were required to be used as effectively as possible. By contrast, Beowulf
35 clusters are mostly operated through the Linux operating system (a small
36 minority using Microsoft Windows) where these operating systems either
37 lack the tools or these tools are relatively immature to use a cluster effec-
38 tively for capability computing. However, as clusters become on average
39 both larger and more stable in terms of continuous operation, there is a
40 trend to use them also as computational capability servers.

1 There are a number of choices of communication networks available
2 in clusters. Of course 100 Mb/s Ethernet or Gigabit Ethernet is always
3 possible, which is attractive for economic reasons, but it has the drawback
4 of a high latency ($\sim 100 \mu\text{s}$) — the time it takes to send the shortest message.
5 Alternatively, there are, for instance, networks that operate from user space,
6 like Myrinet, Infiniband. The network speeds as shown by these networks
7 are more or less on par with some integrated parallel systems. So, possibly
8 apart from the speed of the processors and of the software that is provided
9 by the vendors of traditional integrated supercomputers, the distinction
10 between clusters and the class of custom capability machines becomes
11 rather small and will, without a doubt, decrease further in the coming years.
12 And the advances of the Ethernet standard into the 100 Gb/s territory with
13 latencies well below $10 \mu\text{s}$ make it even more so.

14 LAPACK was designed to be highly efficient on vector processors,
15 high-performance “superscalar” workstations, and shared-memory mul-
16 tiprocessors. LAPACK can also be used satisfactorily on all types of
17 scalar machines (PCs, workstations, and mainframes). However, LAPACK
18 in its present form is less likely to give good performance on other
19 types of parallel architectures — for example, massively parallel Single
20 Instruction Multiple Data (SIMD) machines, or Multiple Instruction Mul-
21 tiple Data (MIMD) distributed-memory machines. The ScaLAPACK effort
22 was intended to adapt LAPACK to these new architectures.

23 By creating the ScaLAPACK software library, we extended the
24 LAPACK library to scalable MIMD, distributed-memory, highly parallel
25 computers. For such machines, the memory hierarchy includes the off-
26 processor memory of other processors, in addition to the hierarchy of reg-
27 isters, cache, and local memory on each processor.

28 Like LAPACK, the ScaLAPACK routines are based on block-
29 partitioned algorithms in order to minimize the frequency of data movement
30 between different levels of the memory hierarchy. The fundamental building
31 blocks of the ScaLAPACK library are distributed-memory versions of the
32 Level-2 and Level-3 BLAS, and a set of Basic Linear Algebra Commu-
33 nication Subprograms (BLACS) for communication tasks that arise fre-
34 quently in parallel linear algebra computations. In the ScaLAPACK rou-
35 tines, all interprocessor communication occurs within the distributed BLAS
36 and the BLACS, so the source code of the top software layer of ScaLAPACK
37 looks very similar to that of LAPACK (see Fig. 11.5).

38 In order to simplify the design of ScaLAPACK, and because the BLAS
39 have proven to be very useful tools outside LAPACK, we chose to build
40 a Parallel BLAS, or PBLAS (described in the paper by Choi *et al.*; see


```

SUBROUTINE PDGETRF( M, N, A, IA, JA, DESCA, IPIV, INFO )
INTEGER BLOCK_CYCLIC_2D, CSRC_, CTXT_, DLEN_, DTYPE_, LLD_, MB_, M_, NB_, N_, RSRC_
PARAMETER ( BLOCK_CYCLIC_2D = 1, DLEN_ = 9, DTYPE_ = 1, CTXT_ = 2, M_ = 3, N_ = 4, MB_ = 5, NB_ = 6,
$          RSRC_ = 7, CSRC_ = 8, LLD_ = 9 )
DOUBLE PRECISION ONE
PARAMETER ( ONE = 1.0D+0 )
CHARACTER COLBTOP, COLCTOP, ROWBTOP
INTEGER I, ICOFF, ICTXT, IINFO, IN, IROFF, J, JB, JN, MN, MYCOL, MYROW, NPCOL, NPROW
INTEGER IDUM1( 1 ), IDUM2( 1 )
EXTERNAL BLACS_GRIDINFO, CHK1MAT, IGAMN2D, PCHK1MAT, PB_TOPGET, PB_TOPSET, PDGEMM, PDGETF2, PDLASWP, PDTRSM,
$          PXERBLA
INTEGER ICEIL
EXTERNAL ICEIL
INTRINSIC MIN, MOD
* Get grid parameters
ICTXT = DESCA( CTXT )
CALL BLACS_GRIDINFO( ICTXT, NPROW, NPCOL, MYROW, MYCOL )
* Test the input parameters
INFO = 0
IF( NPROW.EQ.-1 ) THEN
  INFO = -(600+CTXT_)
ELSE
  CALL CHK1MAT( M, 1, N, 2, IA, JA, DESCA, 6, INFO )
  IF( INFO.EQ.0 ) THEN
    IROFF = MOD( IA-1, DESCA( MB_ ) )
    ICOFF = MOD( JA-1, DESCA( NB_ ) )
    IF( IROFF.NE.0 ) THEN
      INFO = -4
    ELSE IF( ICOFF.NE.0 ) THEN
      INFO = -5
    ELSE IF( DESCA( MB_ ).NE.DESCA( NB_ ) ) THEN
      INFO = -(600+NB_)
    END IF
  END IF
  CALL PCHK1MAT( M, 1, N, 2, IA, JA, DESCA, 6, 0, IDUM1, IDUM2, INFO )
END IF
IF( INFO.NE.0 ) THEN
  CALL PXERBLA( ICTXT, 'PDGETRF', -INFO )
  RETURN
END IF
IF( DESCA( M_ ).EQ.1 ) THEN
  IPIV( 1 ) = 1
  RETURN
ELSE IF( M.EQ.0 .OR. N.EQ.0 ) THEN
  RETURN
END IF
* Split-ring topology for the communication along process rows
CALL PB_TOPGET( ICTXT, 'Broadcast', 'Rowwise', ROWBTOP )
CALL PB_TOPGET( ICTXT, 'Broadcast', 'Columnwise', COLBTOP )
CALL PB_TOPGET( ICTXT, 'Combine', 'Columnwise', COLCTOP )
CALL PB_TOPSET( ICTXT, 'Broadcast', 'Rowwise', 'S-ring' )
CALL PB_TOPSET( ICTXT, 'Broadcast', 'Columnwise', ' ' )
CALL PB_TOPSET( ICTXT, 'Combine', 'Columnwise', ' ' )
* Handle the first block of columns separately
MN = MIN( M, N )
IN = MIN( ICEIL( IA, DESCA( MB_ ) )*DESCA( MB_ ), IA+M-1 )
JN = MIN( ICEIL( JA, DESCA( NB_ ) )*DESCA( NB_ ), JA+MN-1 )
JB = JN - JA + 1
* Factor diagonal and subdiagonal blocks and test for exact singularity.
CALL PDGETF2( M, JB, A, IA, JA, DESCA, IPIV, INFO )
IF( JB+1.LE.N ) THEN
  Apply interchanges to columns JN+1:JA+M-1.
  CALL PDLASWP('Forward', 'Rows', N-JB, A, IA, JN+1, DESCA, IA, IN, IPIV )
* Compute block row of U.
CALL PDTRSM( 'Left', 'Lower', 'No transpose', 'Unit', JB, N-JB, ONE, A, IA, JA, DESCA, A, IA, JN+1, DESCA )
IF( JB+1.LE.M ) THEN
* Update trailing submatrix.
  CALL PDGEMM( 'No transpose', 'No transpose', M-JB, N-JB, JB, -ONE, A, IN+1, JA, DESCA, A, IA, JN+1, DESCA,
$          ONE, A, IN+1, JN+1, DESCA )
END IF
END IF
* Loop over the remaining blocks of columns.

```

Fig. 11.5. ScaLAPACK variant of LU factorization (FORTRAN 77 coding makes the code overly verbose due to lack of object oriented capabilities that could have hidden much of the complexity).

```

DO 10 J = JN+1, JA+MN-1, DESCA( NB_ )
JB = MIN( MN-J+JA, DESCA( NB_ ) )
I = IA + J - JA
*
Factor diagonal and subdiagonal blocks and test for exact singularity.
CALL PDGTF2( M-J+JA, JB, A, I, J, DESCA, IPIV, IINFO )
IF( IINFO.EQ.0 .AND. IINFO.GT.0 ) IINFO = IINFO + J - JA
*
Apply interchanges to columns JA:J-JA.
CALL PDLASWP('Forward', 'Rowwise', J-JA, A, IA, JA, DESCA, I,I+JB-1, IPIV)
IF( J-JA+JB+1.LE.N ) THEN
*
Apply interchanges to columns J+JB:JA+N-1.
CALL PDLASWP('Forward', 'Rowwise', N-J-JB+JA, A, IA, J+JB,DESCA, I, I+JB-1, IPIV )
*
Compute block row of U.
CALL PDTRSM('Left', 'Lower', 'No transpose', 'Unit', JB,N-J-JB+JA, ONE, A, I, J, DESCA, A, I, J+JB,
DESCA )
$
IF( J-JA+JB+1.LE.M ) THEN
*
Update trailing submatrix.
CALL PDGEMM('No transpose', 'No transpose', M-J-JB+JA,N-J-JB+JA, JB, -ONE, A, I+JB, J, DESCA, A,
I, J+JB, DESCA, ONE, A, I+JB, J+JB, DESCA )
$
END IF
END IF
10 CONTINUE
IF( IINFO.EQ.0 ) IINFO = MN + 1
CALL IGAMN2D( ICTXT, 'Rowwise', ' ', 1, 1, IINFO, 1, IDUM1, IDUM2, -1, -1, MYCOL )
IF( IINFO.EQ.MN+1 ) IINFO = 0
CALL PB_TOPSET( ICTXT, 'Broadcast', 'Rowwise', ROWBTOP )
CALL PB_TOPSET( ICTXT, 'Broadcast', 'Columnwise', COLBTOP )
CALL PB_TOPSET( ICTXT, 'Combine', 'Columnwise', COLCTOP )
RETURN
END

```

Fig. 11.5. (Continued)

1 “Further Reading”), whose interface is as similar to the BLAS as possible.
2 This decision has permitted the ScaLAPACK code to be quite similar, and
3 sometimes nearly identical, to the analogous LAPACK code.

4 It was our aim that the PBLAS would provide a distributed memory
5 standard, just as the BLAS provided a shared memory standard. This would
6 simplify and encourage the development of high-performance and portable
7 parallel numerical software, as well as providing manufacturers with just
8 a small set of routines to be optimized. The acceptance of the PBLAS
9 requires reasonable compromises between competing goals of functionality
10 and simplicity.

11 The PBLAS operate on matrices distributed in a two-dimensional block
12 cyclic layout. Because such a data layout requires many parameters to fully
13 describe the distributed matrix, we have chosen a more object-oriented
14 approach and encapsulated these parameters in an integer array called an
15 array descriptor. An array descriptor includes:

- 16 ● The descriptor type
- 17 ● The BLACS context (a virtual space for messages that is created to avoid
18 collisions between logically distinct messages)
- 19 ● The number of rows in the distributed matrix
- 20 ● The number of columns in the distributed matrix
- 21 ● The row block size
- 22 ● The column block size

- 1 ● The process row over which the first row of the matrix is distributed
- 2 ● The process column over which the first column of the matrix is distributed
- 3 distributed
- 4 ● The leading dimension of the local array storing the local blocks

5 By using this descriptor, a call to a PBLAS routine is very similar to a
6 call to the corresponding BLAS routine:

```
7     CALL DGEMM ( TRANSA, TRANSB, M, N, K, ALPHA,
8     A( IA, JA ), LDA, B( IB, JB ), LDB, BETA,
9     C( IC, JC ), LDC )
10     CALL PDGEMM( TRANSA, TRANSB, M, N, K, ALPHA, A,
11     IA, JA, DESC_A, B, JB, DESC_B, BETA, C, IC, JC,
12     DESC_C )
```

13 DGEMM computes $C = BETA * C + ALPHA * op(A) * op(B)$,
14 where $op(A)$ is either A or its transpose depending on $TRANSA$, $op(B)$
15 is similar, $op(A)$ is M -by- K , and $op(B)$ is K -by- N . PDGEMM is the
16 same, with the exception of the way submatrices are specified. To pass
17 the submatrix starting at $A(IA,JA)$ to DGEMM, for example, the actual
18 argument corresponding to the formal argument A is simply $A(IA,JA)$.
19 PDGEMM, on the other hand, needs to understand the global storage
20 scheme of A to extract the correct submatrix, so IA and JA must be passed in
21 separately.

22 DESC_A is the array descriptor for A . The parameters describing
23 the matrix operands B and C are analogous to those describing A . In a
24 truly object-oriented environment, matrices and DESC_A would be syn-
25 onymous. However, this would require language support and detract from
26 portability.

27 Using message passing and scalable algorithms from the ScaLAPACK
28 library makes it possible to factor matrices of arbitrarily increasing size,
29 given machines with more processors. By design, the library computes more
30 than it communicates, so for the most part, data stay locally for processing
31 and travels only occasionally across the interconnect network.

32 But the number and types of messages exchanged between processors
33 can sometimes be hard to manage. The context associated with every dis-
34 tributed matrix lets implementations use separate “universes” for message
35 passing. The use of separate communication contexts by distinct libraries
36 (or distinct library invocations) such as the PBLAS insulates communi-
37 cation internal to the library from external communication. When more
38 than one descriptor array is present in the argument list of a routine in

1 the PBLAS, the individual BLACS context entries must be equal. In other
2 words, the PBLAS do not perform “inter-context” operations.

3 In the performance sense, ScaLAPACK did to LAPACK what LAPACK
4 did to LINPACK: it broadened the range of hardware where LU factor-
5 ization (and other codes) could run efficiently. In terms of code elegance,
6 the ScaLAPACK’s changes were much more drastic: the same mathematical
7 operation now required large amounts of tedious work. Both the users
8 and the library writers were now forced into explicitly controlling data
9 storage intricacies, because data locality became paramount for perfor-
10 mance. The victim was the readability of the code, despite efforts to mod-
11 ularize the code according to the best software engineering practices of
12 the day.

13 **11.7. Multicore Processors**

14 The advent of multi-core chips brought about a fundamental shift in the
15 way software is produced. Dense linear algebra is no exception. The good
16 news is that LAPACK’s LU factorization runs on a multi-core system and
17 can even deliver a modest increase of performance if multi-threaded BLAS
18 are used. In technical terms, this is the fork-join model of computation:
19 each call to BLAS (from a single main thread) forks a suitable number
20 of threads (parallel units of executions that share memory and are often
21 scheduled by the operating system), which perform the work on each core
22 and then join the main thread of computation. The fork-join model implies
23 a synchronization point at each join operation.

24 The bad news is that the LAPACK’s fork-join algorithm gravely impairs
25 scalability even on small multi-core computers that do not have the memory
26 systems available in SMP systems. The inherent scalability flaw is the heavy
27 synchronization in the fork-join model: only a single thread is allowed to
28 perform the significant computation that occupies the critical section of
29 the code, leaving other threads idle. That results in lock-step execution: all
30 threads have to wait for the slowest one among them. It also prevents hiding
31 of inherently sequential portions of the code behind parallel ones. In other
32 words, the threads are forced to perform the same operation on different
33 data. If there is not enough data for some threads, they will have to stay idle
34 and wait for the rest of the threads that perform useful work on their data.
35 Clearly, another version of the LU algorithm is needed such that would
36 allow threads to stay busy all the time by possibly making them perform
37 different operations during some portion of the execution.

1 The multithreaded version of the algorithm recognizes the existence
2 of a so-called critical path in the algorithm: a portion of the code whose
3 execution depends on previous calculations and can block the progress of
4 the algorithm. The LAPACK's LU does not treat this critical portion of the
5 code in any special way: the DGETF2 subroutine is called by a single thread
6 and doesn't allow much parallelization even at the BLAS level. While one
7 thread calls this routine, the other ones wait idly. And since the performance
8 of DGETF2 is bound by memory bandwidth (rather than processor speed),
9 this bottleneck will exacerbate scalability problems as systems with more
10 cores are introduced.

11 The multithreaded version of the algorithm attacks this problem head-on
12 by introducing the notion of *look-ahead*: calculating things ahead of time
13 to avoid potential stagnation in the progress of the computations. This of
14 course requires additional synchronization and bookkeeping not present in
15 the previous versions — a trade-off between code complexity and perfor-
16 mance. Another aspect of the multi-threaded code is the use of recursion
17 in the panel factorization. It turns out that the use of recursion can give
18 even greater performance benefits for tall panel matrices than it does for
19 the square ones.

20 The algorithm is the same for each thread (the SIMD paradigm), and the
21 matrix data is partitioned among threads in a cyclic manner using panels
22 with `pw` columns in each panel (except maybe the last). The `pw` parameter
23 corresponds to the blocking parameter `NB` of LAPACK. The difference is the
24 logical assignment of panels (blocks of columns) to threads. (Physically,
25 all panels are equally accessible, because the code operates in a shared
26 memory regime.) The benefits of blocking in a thread are the same as they
27 were in LAPACK: better cache reuse and less stress on the memory bus.
28 Assigning a portion of the matrix to a thread seems an artificial requirement
29 at first, but it simplifies the code and the bookkeeping data structures; most
30 importantly, it provides better memory affinity. It turns out that multi-core
31 chips are not symmetric in terms of memory access bandwidth, so min-
32 imizing the number of reassignments of memory pages to cores directly
33 benefits performance.

34 The standard components of LU factorization are represented by the
35 `pfactor()` and `pupdate()` functions (see Fig. 11.6). As one might
36 expect, the former factors a panel, whereas the latter updates a panel using
37 one of the previously factored panels.

38 The main loop makes each thread iterate over each panel in turn. If
39 necessary, the panel is factored by the owner thread while other threads
40 wait (if they happen to need this panel for their updates).

```

void SMP_dgetrf(int n, double *a, int lda, int *ipiv, int pw,
int tid, int tsize, int *pready, mtx *mtx, ptc *cnd) {
int pcnt, pfctr, ufrom, uto, ifrom, p;
double *pa = a, *pl, *pf, *lp;
pcnt = n / pw; /* number of panels */
pfctr = tid + (tid ? 0 : tsize); /* first panel that should be factored by this thread after the very first panel
(number 0) gets factored */
/* this is a pointer to the last panel */
lp = a + (size_t)(n - pw) * (size_t)lda;
/* for each panel (that is used as source of updates) */
for (ufrom = 0; ufrom < pcnt; ufrom++, pa += (size_t)pw * (size_t)(lda + 1)){
p = ufrom * pw; /* column number */
/* if the panel to be used for updates has not been factored yet; 'ipiv' does not be consulted, but it is to
possibly avoid accesses to 'pready' */
if (! ipiv[p + pw - 1] || ! pready[ufrom]) {
if (ufrom % tsize == tid) { /* if this is this thread's panel */
pfactor(n - p, pw, pa, lda, ipiv + p, pready, ufrom, mtx, cnd);
} else if (ufrom < pcnt - 1) { /* if this is not the last panel */
LOCK(mtx);
while (! pready[ufrom]) { WAIT(cnd, mtx); }
UNLOCK(mtx);
}
}
/* for each panel to be updated */
for (uto = first_panel_to_update(ufrom, tid, tsize); uto < pcnt; uto += tsize) {
/* if there are still panels to factor by this thread and preceding panel has been factored; test to 'ipiv' could
be skipped but is in there to decrease number of accesses to 'pready' */
if (pfctr < pcnt && ipiv[pfctr * pw - 1] && pready[pfctr - 1]) {
/* for each panel that has to (still) update panel 'pfctr' */
for (ifrom = ufrom + (uto > pfctr ? 1 : 0); ifrom < pfctr; ifrom++) {
p = ifrom * pw;
pl = a + (size_t)p * (size_t)(lda + 1);
pf = pl + (size_t)(pfctr - ifrom) * (size_t)pw * (size_t)lda;
pupdate(n - p, pw, pl, pf, lda, p, ipiv, lp);
}
p = pfctr * pw;
pl = a + (size_t)p * (size_t)(lda + 1);
pfactor(n - p, pw, pl, lda, ipiv + p, pready, pfctr, mtx, cnd);
pfctr += tsize; /* move to this thread's next panel */
}
/* if panel 'uto' hasn't been factored (if it was, it certainly has been updated, so no update is necessary) */
if (uto > pfctr || ! ipiv[uto * pw]) {
p = ufrom * pw;
pf = pa + (size_t)(uto - ufrom) * (size_t)pw * (size_t)lda;
pupdate(n - p, pw, pa, pf, lda, p, ipiv, lp);
}
}
}
}

```

Fig. 11.6. Factorization for multi-threaded execution (C code.)

1 The look-ahead logic is inside the nested loop (prefaced by the comment
2 for each panel to be updated) that replaces DGEMM or PDGEMM from
3 previous algorithms. Before each thread updates one of its panels, it checks
4 whether it's already feasible to factor its first unfactored panel. This min-
5 imizes the number of times the threads have to wait because each thread
6 constantly attempts to eliminate the potential bottleneck.

7 As was the case for ScaLAPACK, the multithreaded version detracts
8 from the inherent elegance of the LAPACK's version. Also in the same
9 spirit, performance is the main culprit: LAPACK's code will not run effi-
10 ciently on machines with ever-increasing numbers of cores. Explicit control
11 of execution threads at the LAPACK level rather than the BLAS level is
12 critical: parallelism cannot be encapsulated in a library call. The only good
13 news is that the code is not as complicated as ScaLAPACK's, and efficient
14 BLAS can still be put to a good use.

1 **11.8. Multicore Processors Redux**

2 The multicore processors do not resemble the SMP systems of the past,
3 nor do they resemble distributed memory systems. In comparison to SMPs,
4 multicores are much more starved for memory due to the fast increase in
5 the number of cores, which is not followed by a proportional increase in
6 bandwidth. Owing to that, data access locality is of much higher importance
7 in case of multicores. At the same time, they do follow to a large extent the
8 memory model where the main memory serves as a central (not distributed)
9 repository for data. For those reasons, the best performing algorithms or
10 multicores happen to be parallel versions of what used to be known as
11 “out-of-core” algorithms (algorithms developed in the past for situations
12 where data does not fit in the main memory and has to be explicitly moved
13 between the memory and the disc).

14 In dense linear algebra the Tile Algorithms are direct descendants of
15 “out-of-core” algorithms. The Tile Algorithms are based on the idea of
16 processing the matrix by square submatrices, referred to as tiles, of rel-
17 atively small size. This makes the operation efficient in terms of cache
18 and TLB use. The Cholesky factorization lends itself readily to tile for-
19 mulation, however the same is not true for the LU and QR factorizations.
20 The tile algorithms for them are constructed by factorizing the diagonal
21 tile first and then incrementally updating the factorization using the entries
22 below the diagonal tile. This is a very well known concept that dates back
23 to the work of Gauss. The idea was initially used to build “out-of-core”
24 algorithms and recently rediscovered as a very efficient method for imple-
25 menting linear algebra operations on multicore processors. (It is crucial to
26 note that the technique of processing the matrix by square tiles yields satis-
27 factory performance only when accompanied by data organization based on
28 square tiles. The layout is referred to as Square Block layout or, simply, Tile
29 Layout.)

30 For parallel execution those algorithms can be scheduled either statically
31 or dynamically. For static execution (Fig. 11.7) the work for each core is
32 predetermined and each core follows the cycle: check task dependencies
33 (and wait if necessary), perform a task, update dependencies, transition
34 to the next task (using a static transition function). For regular algorithms,
35 such as dense matrix factorizations, static scheduling is straightforward and
36 very robust.

37 An alternative approach, which emphasizes the ease of development,
38 is based on writing a serial algorithm and the use of a dynamic scheduler,
39 which traverses the code and queues tasks for parallel execution, while

```

#define A(m,n) &((PLASMA_Complex64_t*)A.mat)[A.bsiz*(m)+A.bsiz*A.lmt*(n)]
#define L(m,n) &((PLASMA_Complex64_t*)L.mat)[L.bsiz*(m)+L.bsiz*L.lmt*(n)]
#define IPIV(m,n) &IPIV[A.nb*(m)+A.nb*A.lmt*(n)]
void plasma_pzgetrf(plasma_context_t *plasma)
{
    PLASMA_desc A, L;
    int *IPIV, k, m, n, next_k, next_m, next_n, iinfo;
    PLASMA_Complex64_t *work;

    plasma_unpack_args_3(A, L, IPIV);
    work = (PLASMA_Complex64_t*)plasma_private_alloc(plasma, L.mb*L.nb, L.dtyp);
    ss_init(A.mt, A.nt, -1);

    k = 0; n = PLASMA_RANK;
    while (n >= A.nt) {k++; n = n-A.nt+k;}
    m = k;

    while (k < min(A.mt, A.nt) && n < A.nt) {
        next_n = n; next_m = m; next_k = k;

        next_m++;
        if (next_m == A.mt) {
            next_n += PLASMA_SIZE;
            while (next_n >= A.nt && next_k < min(A.mt, A.nt)) {next_k++; next_n = next_n-A.nt+next_k;}
            next_m = next_k;
        }

        if (n == k) {
            if (m == k) {
                ss_cond_wait(k, k, k-1);
                CORE_zgetrf(k == A.mt-1 ? A.m-k*A.nb : A.nb, k == A.nt-1 ? A.n-k*A.nb : A.nb, L.mb, A(k, k), A.nb,
                    IPIV(k, k), &iinfo);
                if (PLASMA_INFO == 0 && iinfo > 0 && m == A.mt-1)
                    PLASMA_INFO = iinfo + A.nb*k;
                ss_cond_set(k, k, k);
            }
            else {
                ss_cond_wait(m, k, k-1);
                CORE_ztstrf(m == A.mt-1 ? A.m-m*A.nb : A.nb, k == A.nt-1 ? A.n-k*A.nb : A.nb, L.mb, A.nb, A(k, k),
                    A.nb, A(m, k), A.nb, L(m, k), L.mb, IPIV(m, k), work, L.nb, &iinfo);
                if (PLASMA_INFO == 0 && iinfo > 0 && m == A.mt-1)
                    PLASMA_INFO = iinfo + A.nb*k;
                ss_cond_set(m, k, k);
            }
        }
        else {
            if (m == k) {
                ss_cond_wait(k, k, k);
                ss_cond_wait(k, n, k-1);
                CORE_zgesm(k == A.mt-1 ? A.m-k*A.nb : A.nb, n == A.nt-1 ? A.n-n*A.nb : A.nb, A.nb, L.mb, IPIV(k, k),
                    A(k, k), A.nb, A(k, n), A.nb);
            }
            else {
                ss_cond_wait(m, k, k);
                ss_cond_wait(m, n, k-1);
                CORE_zsssm(A.nb, m == A.mt-1 ? A.m-m*A.nb : A.nb, n == A.nt-1 ? A.n-n*A.nb : A.nb, L.mb, A.nb, A.nb,
                    A(k, n), A.nb, A(m, n), A.nb, L(m, k), L.mb, A(m, k), A.nb, IPIV(m, k));
                ss_cond_set(m, n, k);
            }
        }
        n = next_n; m = next_m; k = next_k;
    }
    plasma_private_free(plasma, work);
    ss_finalize();
}

```

Fig. 11.7. Factorization for multicore execution using the SMPD programming model with static scheduling of work (C code.)

- 1 automatically keeping track of data dependencies (Fig. 11.8). This approach
- 2 relies on the availability of such a scheduler, which is not trivial to
- 3 develop, but offers multiple advantages, such as pipelining/streaming
- 4 of different stages of the computation (e.g. factorization and
- 5 solve).


```

#define A(m,n) &((PLASMA_Complex64_t*)A.mat)[A.bsiz*(m)+A.bsiz*A.lmt*(n)]
#define L(m,n) &((PLASMA_Complex64_t*)L.mat)[L.bsiz*(m)+L.bsiz*L.lmt*(n)]
#define IPIV(m,n) &IPIV[A.nb*(m)+A.nb*A.lmt*(n)]
void plasma_pzgetrf_dsched(PLASMA_desc A, PLASMA_desc L, int *IPIV)
{
    int k, m, n;
    PLASMA_Complex64_t *work;
    plasma_context_t *plasma;
    int temp1, temp2;

    plasma = plasma_context_self();

    for (k = 0; k < min(A.mt, A.nt); k++) {
        temp1 = A.m-k*A.nb;
        temp2 = A.n-k*A.nb;
        DSCHED_Insert_Task(plasma->dsched, CORE_zgetrf_, 0x00,
            sizeof(int), k == A.mt-1 ? &temp1 : &A.nb, VALUE,
            sizeof(int), k == A.nt-1 ? &temp2 : &A.nb, VALUE,
            sizeof(int), &L.mb, VALUE,
            sizeof(PLASMA_Complex64_t)*A.mb*A.nb, A(k, k), INOUT | LOCALITY,
            sizeof(int), &A.nb, VALUE,
            sizeof(int)*A.mb, IPIV(k, k), OUTPUT,
            sizeof(int*), &plasma->iinfo, OUTPUT,
            0);
        for (n = k+1; n < A.nt; n++) {
            temp1 = A.m-k*A.nb;
            temp2 = A.n-n*A.nb;
            DSCHED_Insert_Task(plasma->dsched, CORE_zgesm_, 0x00,
                sizeof(int), k == A.mt-1 ? &temp1 : &A.nb, VALUE,
                sizeof(int), n == A.nt-1 ? &temp2 : &A.nb, VALUE,
                sizeof(int), &A.nb, VALUE,
                sizeof(int), &L.mb, VALUE,
                sizeof(int)*A.mb, IPIV(k, k), INPUT,
                sizeof(PLASMA_Complex64_t)*A.mb*A.nb, A(k, k), NODEP,
                sizeof(int), &A.nb, VALUE,
                sizeof(PLASMA_Complex64_t)*A.mb*A.nb, A(k, n), INOUT | LOCALITY,
                sizeof(int), &A.nb, VALUE,
                0);
        }
        for (m = k+1; m < A.mt; m++) {
            temp1 = A.m-m*A.nb;
            temp2 = A.n-k*A.nb;
            DSCHED_Insert_Task(plasma->dsched, CORE_ztstrf_, 0x00,
                sizeof(int), m == A.mt-1 ? &temp1 : &A.nb, VALUE,
                sizeof(int), k == A.nt-1 ? &temp2 : &A.nb, VALUE,
                sizeof(int), &L.mb, VALUE,
                sizeof(int), &A.nb, VALUE,
                sizeof(PLASMA_Complex64_t)*A.mb*A.nb, A(k, k), INOUT | LOCALITY,
                sizeof(int), &A.nb, VALUE,
                sizeof(PLASMA_Complex64_t)*A.mb*A.nb, A(m, k), INOUT,
                sizeof(int), &A.nb, VALUE,
                sizeof(PLASMA_Complex64_t)*L.mb*L.nb, L(m, k), OUTPUT,
                sizeof(int), &L.mb, VALUE,
                sizeof(int)*A.mb, IPIV(m, k), OUTPUT,
                sizeof(PLASMA_Complex64_t)*L.mb*L.nb, NULL, SCRATCH,
                sizeof(int), &L.nb, VALUE,
                sizeof(int*), &plasma->iinfo, OUTPUT,
                0);
            for (n = k+1; n < A.nt; n++) {
                temp1 = A.m-m*A.nb;
                temp2 = A.n-n*A.nb;
                DSCHED_Insert_Task(plasma->dsched, CORE_zsssm_, 0x00,
                    sizeof(int), &A.nb, VALUE,
                    sizeof(int), m == A.mt-1 ? &temp1 : &A.nb, VALUE,
                    sizeof(int), n == A.nt-1 ? &temp2 : &A.nb, VALUE,
                    sizeof(int), &L.mb, VALUE,
                    sizeof(int), &A.nb, VALUE,
                    sizeof(PLASMA_Complex64_t)*A.mb*A.nb, A(k, n), INOUT | LOCALITY,
                    sizeof(int), &A.nb, VALUE,
                    sizeof(PLASMA_Complex64_t)*A.mb*A.nb, A(m, n), INOUT,
                    sizeof(int), &A.nb, VALUE,
                    sizeof(PLASMA_Complex64_t)*L.mb*L.nb, L(m, k), INPUT,
                    sizeof(int), &L.mb, VALUE,
                    sizeof(PLASMA_Complex64_t)*A.mb*A.nb, A(m, k), INPUT,
                    sizeof(int), &A.nb, VALUE,
                    sizeof(int)*A.mb, IPIV(m, k), INPUT,
                    0);
            }
        }
    }
}

```

Fig. 11.8. Factorization for multicore execution using dynamic task scheduling (C code.)

1 11.9. Error Analysis and Operation Count

2 The key aspect of all of the implementations presented in this section is
3 their numerical properties.

4 It is acceptable to forgo elegance in order to gain performance. But
5 numerical stability is of vital importance and cannot be sacrificed, because
6 it is an inherent part of the algorithm's correctness. While these are serious
7 considerations, there is some consolation to follow. It may be surprising to
8 some readers that all of the algorithms presented are the same, even though
9 it's virtually impossible to make each excerpt of code produce exactly the
10 same output for exactly the same inputs. The fundamental reason for this
11 are the vagaries of the floating-point arithmetic in finite precision as it is
12 implemented in virtually all hardware. In essence, only a slight change in the
13 order in which the floating-point operations are performed causes a change
14 in the result: the change is on the order of the, so called, machine precision.
15 Machine precision comes from the number of decimal digits represented
16 in the floating-point format: for double precision there are 15 digits and so
17 the machine precision is about 10^{-15} . LINPACK and LAPACK perform
18 the operations in different order because the latter merges the updates into
19 a single call to BLAS. And even though ScaLAPACK merges the updates
20 in a similar fashion as LAPACK does, the former performs its operations
21 only on the local portion of the matrix whereas the latter treats the matrix
22 as a single piece quantity. In other words, when LAPACK makes a single
23 update operation, ScaLAPACK could make as many as there are processors
24 involved in the computation.

When it comes to repeatability of results, the vagaries of floating-point
representation may be captured in a rigorous way by error bounds. One
way of expressing the numerical robustness of the previous algorithms is
with the following formula:

$$\|r\|/\|A\| \leq \|e\| \leq \|A^{-1}\| \|r\|,$$

25 where error $e = x - y$ is the difference between the computed solution y
26 and the correct solution x , and $r = Ay - b$ is a so-called "residual." The
27 previous formula basically says that the size of the error (the parallel bars
28 surrounding a value indicate a norm — a measure of absolute size) is as
29 small as warranted by the quality of the matrix A . Therefore, if the matrix
30 is close to being singular in numerical sense (some entries are small with
31 respect to machine precision and the condition number of the matrix and
32 so they might be considered to be zero) the algorithms will not give an
33 accurate answer. But otherwise, a relatively good quality of the result may
34 be expected.

1 Another feature that is common to all the versions presented is the operation
2 count: they all perform $(2/3)n^3$ floating-point multiplications and/or
3 additions. The order of these operations is what differentiates them. There
4 exist algorithms that increase the amount of floating-point work to save
5 on memory traffic or network transfers (especially for distributed-memory
6 parallel algorithms.) But because the algorithms shown in this chapter have
7 the same operation count, it is valid to compare them for performance. The
8 computational rate (number of floating-point operations per second) may
9 be used instead of the time taken to solve the problem, provided that the
10 matrix size is the same. But comparing computational rates is sometimes
11 better because it allows a comparison of algorithms when the matrix sizes
12 differ. For example, a sequential algorithm on a single processor can be
13 directly compared with a parallel one working on a large cluster on a much
14 bigger matrix.

15 **11.10. Future Directions for Research and Hardware Design**

16 In this chapter we have looked at the evolution of the design of a simple
17 but important algorithm in computational science. The changes over the
18 past 30 years have been necessary to follow the lead of the advances in
19 computer architectures. In some cases these changes have been simple,
20 such as interchanging loops. In other cases, they have been as complex as
21 the introduction of recursion and look-ahead computations. In each case,
22 however, the code's ability to efficiently utilize the memory hierarchy is
23 the key to high performance on a single processor as well as on shared and
24 distributed memory systems.

25 The essence of the problem is the dramatic increase in complexity that
26 software developers have had to confront, and still do. Dual-core machines
27 are already common, and the number of cores is expected to roughly double
28 with each processor generation. But contrary to the assumptions of the old
29 model, programmers will not be able to consider these cores independently
30 (i.e., multi-core is not "the new SMP") because they share on-chip resources
31 in ways that separate processors do not. This situation is made even more
32 complicated by the other nonstandard components that future architectures
33 are expected to deploy, including the mixing of different types of cores,
34 hardware accelerators, and memory systems.

35 When processor clock speeds flatlined in 2004, after more than fifteen
36 years of exponential increases, the era of routine and near automatic performance
37 improvements that the HPC application community had previously

1 enjoyed came to an abrupt end. The air of crisis that followed in the wake of
2 this new regime continues to hang over computational science. To develop
3 software that will perform well on petascale systems with thousands of
4 nodes and millions of cores, the list of major challenges that must now be
5 confronted is formidable:

- 6 1. Dramatic escalation in the costs of intrasystem communication between
7 processors and/or levels of memory hierarchy.
- 8 2. Increased hybridization of processor architectures (mixing CPUs, GPUs,
9 etc.), in varying and unexpected design combinations.
- 10 3. High levels of parallelism and more complex constraints means that
11 cooperating processes must be dynamically and unpredictably scheduled
12 for asynchronous execution.
- 13 4. Software will not run at scale without much better resilience to faults
14 and far more robustness.
- 15 5. New levels of self-adaptivity will be required to enable software to mod-
16 ulate process speed in order to satisfy limited energy budgets.

17 After the industry-wide move from single to multi-core systems, dom-
18 inant mainstream computer architecture is now undergoing a second major
19 evolution: from homogeneous to heterogeneous platforms. With increased
20 frequency, the new systems are called Hybrid Multicores (HMCs). Today's
21 breed of HMCs simply feature a multi-core processor and a high end GPU.
22 In the future, the multi-core vendors are planning integration of GPU-like
23 technology directly into the multi-core chip. From the programmer per-
24 spective, this might alleviate the problem of dealing with two separate
25 memory address spaces: one attached to the multi-core and one attached to
26 the GPU. If such integration is realized and the performance levels are satis-
27 factory, then such hybrid computing device could be the prevalent hardware
28 design. Faced with a choice of either having an external GPU or an inte-
29 grated GPU-like device, the programmer would have to choose the more
30 productive solution give the problem at hand.

31 In a nutshell, the high performance computing (HPC) community will
32 soon be faced with machines supporting heterogeneities in all hardware
33 aspects — processing elements of multiple types with different ISAs, mul-
34 tiple memory components with variable data transport interfaces, general
35 and specific accelerators for various purpose, power control system infras-
36 tructure integrated throughout — and all in concurrent, simultaneous action
37 and interaction.

38 Finally, the proliferation of widely divergent design ideas shows that the
39 question of how to best combine all these new resources and components

1 is largely unsettled. When combined, these changes produce a picture of
2 a future in which programmers will have to overcome software design
3 problems vastly more complex and challenging than those in the past in
4 order to take advantage of the much higher degrees of concurrency and
5 greater computing power that new architectures will offer. The current
6 trends in software do not address such complexities. The message passing
7 paradigm epitomized by the MPI (Message Passing Interface) standard
8 quickly leads to management issues if every processing core corresponds to
9 a single MPI process. Only a hierarchical approach could possibly address
10 today's machine that features man hundreds of thousands of computational
11 cores. One such approach is a mix of MPI and OpenMP. The former connects
12 the multi-core nodes while the latter commands the computation
13 inside each node. Such a mix could potentially reduce the programming
14 complexity by one or two orders of magnitude in the number cores but the
15 issue of the attached accelerator (either a GPU or GPU-like device) is still
16 not addressed within a single programming framework. Existing PGAS
17 (Partitioned Global Address Space) languages such as Co-Array Fortran,
18 Titanium, and UPC have never been designed to address the hardware
19 hybridization phenomenon. Even the new languages of the breed such as
20 Chapel, Fortress, and X10 could potentially face the challenge of redesign to
21 fit in the changing hardware landscape. It is still too early to tell what would
22 come out of the current initiatives to retrofit the mainstay languages of HPC,
23 C and Fortran, with new facilities for handling hybrid computers. At this
24 point in time it is hard to which approach will prove to have a lasting power.

25 So the bad news is that none of the presented code will work efficiently
26 someday. The good news is that we have learned various ways to mold
27 the original simple rendition of the algorithm to meet the ever-increasing
28 challenges of hardware designs.

29 Bibliography

- 30 [1] R. Aymar, V. Chuyanov, M. Huguet, and Y. Shimomura, *Nuclear Fusion* **41**(10) (2001).
31 [2] E.F. Jaeger, L.A. Berry, E. D'Azevedo, D.B. Batchelor, M.D. Carter MD, K.F. White,
32 and H. Weitzner, *Physics of Plasmas* **9**(5), 1873–1881 (2002).
33 [3] E.F. Jaeger, L.A. Berry, J.R. Myra, D.B. Batchelor, E. D'Azevedo, P.T. Bonoli, C.K.
34 Philips, D.N. Smithe, D.A. D'Ippolito, M.D. Carter, R.J. Dumont, J.C. Wright, and
35 R.W. Harvey, *Phys. Rev. Lett.* **90**(19) (2003).
36 [4] E.F. Jaeger, R.W. Harvey, L.A. Berry, J.R. Myra, R.J. Dumont, C.K. Philips, D.N.
37 Smithe, R.F. Barrett, D.B. Batchelor, P.T. Bonoli, M.D. Carter, E.F. D'azevedo, D.A.
38 D'Ippolito, R.D. Moore, and J.C. Wright, *Nuclear Fusion* **46**(7), S397–S408 (2006).

- 1 [5] R.F. Barrett, T.H.F. Chan, E.F. D’Azevedo, E.F. Jaeger, K. Wong, and R.Y. Wong,
2 *Concurrency and Computation: Practice and Experience* **22**(5), 573–587 (2010).

3 Further Reading

- 4 “A set of Level 3 Basic Linear Algebra Subprograms,” J. J. Dongarra, J. Du Croz, I. S. Duff,
5 and S. Hammarling, *ACM Trans. Math. Soft.*, Vol. 16, pp. 1–17, 1990.
6 A Proposal for a Set of Parallel Basic Linear Algebra Subprograms, J. Choi, J. Dongarra, S.
7 Ostrouchov, A. Petitet, D. Walker, and R. C. Whaley, UT-CS-95-292, May 1995.
8 “An extended set of FORTRAN Basic Linear Algebra Subprograms,” J. J. Dongarra, J. Du
9 Croz, S. Hammarling, and R. J. Hanson, *ACM Trans. Math. Soft.*, Vol. 14., pp. 1–17,
10 1988.
11 “Basic Linear Algebra Subprograms for FORTRAN usage,” C. L. Lawson, R. J. Hanson,
12 D. Kincaid, and F. T. Krogh, *ACM Trans. Math. Soft.*, Vol. 5, pp. 308–323, 1979.
13 Implementation Guide for LAPACK, E. Anderson and J. Dongarra, UT-CS-90-101, April
14 1990.
15 LINPACK User’s Guide, J. J. Dongarra, J. R. Bunch, C. B. Moler, and G. W. Stewart, SIAM:
16 Philadelphia, 1979, ISBN 0-89871-172-X.
17 LAPACK Users’ Guide, 3rd Edition, E. Anderson, Z. Bai, C. Bischof, S. Blackford,
18 J. Demmel, J. Dongarra, J. Du Croz, A. Greenbaum, S. Hammarling, A. McKenney,
19 and D. Sorensen, SIAM: Philadelphia, 1999, ISBN 0-89871-447-8.
20 LAPACK Working Note 37: Two Dimensional Basic Linear Algebra Communication Sub-
21 programs, J. Dongarra and R. A. van de Geijn, University of Tennessee Computer Science
22 Technical Report, UT-CS-91-138, October 1991.
23 LAPACK Working Note 19: Evaluating Block Algorithm Variants in LAPACK, E. Anderson
24 and J. Dongarra, University of Tennessee Computer Science Technical Report, UT-CS-
25 90-103, April 1990.
26 “Matrix computations with Fortran and paging,” Cleve B. Moler, *Communications of the*
27 *ACM*, 15(4), 1972, pp. 268–270.
28 “Recursion leads to automatic variable blocking for dense linear-algebra algorithms,”
29 Gustavson, F. G. *IBM J. Res. Dev.* Vol. 41, No. 6 (Nov. 1997), pp. 737–756.
30 ScaLAPACK Users’ Guide, L. S. Blackford, J. Choi, A. Cleary, E. D’Azevedo, J. Demmel,
31 I. Dhillon, J. Dongarra, S. Hammarling, G. Henry, A. Petitet, K. Stanley, D. Walker, and
32 R. C. Whaley, SIAM Publications, Philadelphia, 1997, ISBN 0-89871-397-8.