A Complete Bibliography of *ACM Transactions on Architecture and Code Optimization*

Nelson H. F. Beebe
University of Utah
Department of Mathematics, 110 LCB
155 S 1400 E RM 233
Salt Lake City, UT 84112-0090
USA

Tel: +1 801 581 5254
FAX: +1 801 581 4148

E-mail: beebe@math.utah.edu, beebe@acm.org,
beebe@computer.org (Internet)
WWW URL: http://www.math.utah.edu/~beebe/

11 March 2019
Version 1.66

Title word cross-reference

2 [BSL17]. 3 [CAY+18, CWMC16, LGP+16, NRQ16b, SZJK18, ZSLX13]. ^{3} [CCZ13, DDT+17]. *Z* [SLM12].

-D [CAY+18]. **-polytopes** [SLM12].

/channel [LCL+14].

000-core [DAKK19].

2014 [Aca16, Ano15].

6 [KWM+08]. **64-bit** [BWLR06, VED07].

7 [BKM+17]. **754** [LDG+13].

A-DFA [BC13]. **Aborts** [RLS15]. **ABS** [AGI+12]. **Abstract** [LMA+16, PD17]. **Abstracting** [JSH09]. **Abstraction** [RLBBN15, ZM15, RCV+12]. **Accelerate** [CNS+16b]. **Accelerated** [HS05, SWF16, JED19]. **Accelerating** [DAKK19, GÁSÁ+13, GR15, JYJ+13, LWF+16, RMA14, TMP16, HWX+13]. **Acceleration** [GáSÁ+16, HAC13, WFKL10]. **Accelerator** [MCB+12, YCA18, LHWB12, VDSP09]. **accelerator-based** [LHWB12]. **Accelerators** [KCA+13, KMG14, MTK18, USCM16, BKA13, CI13]. **Access** [CG15b, CSK19, GFD+14, HK14, LGP+16, LHC+17, LTX16, SKH+16, XHJY16, FTLG11, HLR+13, HCC+14, JSH09, KCKG14, LWH11]. **Accounting**

[CC13, ZGP15, BCVT13]. **Time** [BC13, CEP+16, KE15, KTAE16, Nas13, PKPM19, SEF+19, CCD12, GK13, KHL+13, LTG12, LMCV13, RGG+12, ZGC+12]. **Time-** [BC13, Nas13]. **time-critical** [RGG+12]. **time-series** [LTG12]. **timekeeping** [WM11]. **timestamp** [RLS13]. **timestamp-based** [RLS13]. **Timing** [LAS+13]. **TL** [ZGC+12]. **TL-plane-based** [ZGC+12]. **TLB** [JED19, LMJ13a, LBM13]. **TLBs** [LBM13]. **TLC** [PM17]. **TLP** [LMZ18, SNL+04]. **Token** [RBM10]. **token-counting** [RBM10]. **Tokens** [ZFL18]. **Tolerance** [AAI+16, RCV+05]. **Tolerant** [DSH+18, HAM17, LCC11]. **Tolerating** [KWCL09, YLTL04]. **Tomasulo** [WLZ+13]. **Tomography** [MMT+12]. **Tool** [GDL16, MPW+17, PD17]. **Tools** [BKM+17]. **Topological** [CVB15, KKM+13]. **Topologies** [DJC16]. **Topology** [DHD+14]. **Topology-Aware** [DHD+14]. **TornadoNoC** [LNLK13]. **Trace** [HWM14, CWS06, HCC+14, SWH09]. **trace-based** [HWM14]. **Traces** [HEMK17, SLJ+18, TG07, ZG05]. **Tracing** [HWL+19, HCC+14]. **Tracking** [LLRC17, MMT+12, KHL+13, VTN13]. **trade** [AVG12]. **trade-off** [AVG12]. **Tradeoffs** [GPL+05]. **traffic** [FQRG13, LYYB07]. **Tranquilizer** [PGB12]. **Transaction** [ZCCD16, SSU+13]. **Transactional** [DHK18, DD16, GMGZP14, NZ15, PD17, RLS15, VSDL16, ATGN+13, RLS13, SSU+13, TGAG+12, WKCS12, YJTF13]. **Transactions** [DD16, LDC15, SSU+13]. **Transcendental** [SSRS15]. **Transfer** [HHC+16]. **transfers** [STLM12]. **transformation** [JSL13]. **transformations** [BCVN10, RCG+10b, SLM12]. **transition** [CW13]. **transitioning** [HWM14]. **transitions** [SW13]. **Translation** [HWL+19, JED19, LHW+19, TKKM15, HWH+11, LWH11, LMJ13a]. **Translator** [SHY14, HLC10]. **Translators** [DGGL16, GHS12]. **Transparency** [GKCE17]. **Transparent** [ZHS+19]. **Transport** [ÄJE+16]. **transpose** [GS12]. **transpose-free** [GS12]. **Traversal** [RMA14]. **Tree** [ZX19, CDPD13, PRMH13]. **Trees** [JGSM15, BRSJG12]. **Triangular** [BSL17]. **Triggered** [ÄJE+16]. **Triple** [LP17]. **TRIPS** [SNL+04]. **TSV** [NRQ16a]. **Tumbler** [PGB16]. **Tunable** [MGSH16]. **Tuning** [CG15a, JGSM15, JA14, MGI15, WG17, XFS+19, WKCS12]. **Turbo** [KH18]. **turn** [AGVO05]. **turn-off** [AGVO05]. **Two** [CWMC16, JYE+16]. **Two-Level** [JYE+16]. **Two-Tiered** [CWMC16]. **type** [AR13]. **Types** [PD17].

UMH [ZSM+16]. **Understanding** [EPAG16, LS10, MMT+12, VE13]. **Unified** [TG07, ZSM+16, YXK+12, KRHK16]. **Uniform** [HK14]. **Units** [GG18, GáSÁ+16, SEF+19, GÁSÁ+13, HVJ06, YCCY11]. **unloading** [ZK05]. **Unreliable** [PVA+17]. **Unsynchronized** [DSR15]. **UPC** [SKAEG16]. **update** [LZYZ09]. **update-conscious** [LZYZ09]. **usage** [VS11]. **Use** [SW17a]. **User** [KKAR16, ZHS+19]. **User-Assisted** [KKAR16]. **User-Transparent** [ZHS+19]. **uses** [GB06]. **Using** [AZG17, AMP+16, ABP+17, BSL17, CCL+13, DAKK19, ESR+15, FDF+14, GáSÁ+16, GR15, HJW15, JGSM15, KR19, RLBBN15, SYX+15, SPS17, SPS12, SSH+13, SSRS15, WO13, ZLYW18, ASK13, BZS13, CAMJ15, DDU12, DWDS13, DXMJ11, DJB13, EE11, HVJ06, JSH09, JSM+04, KKM+13, MG13, RCV+12, SHLM14, SWH09, SSR13, TTS19, YCCY11, YCA18, ZHD+04, CST+06]. **Utility** [PB15]. **Utility-Driven** [PB15]. **Utilization** [CAGS17, LWF+16, SKKB18, TZK18, VZS+18, YWXW12, ZCCD16, XCC+13]. **Utilizing** [TBC+12, KCP13]. **UVMs** [KRHK16].

References

Akturk:2016:ABN

[AAI+16] Ismail Akturk, Riad Akram, Mohammad Majharul Islam, Abdullah Muzahid, and Ulya R. Karpuzcu. Accuracy bugs: a new class of concurrency bugs to exploit algorithmic noise tolerance. *ACM Transactions on Architecture and Code Optimization*, 13(4):48:1–48:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Andreetta:2016:FPF

[ABB+16] Christian Andreetta, Vivien Bégot, Jost Berthold, Martin Elsman, Fritz Henglein, Troels Henriksen, Maj-Britt Nordfang, and Cosmin E. Oancea. FinPar: a parallel financial benchmark. *ACM Transactions on Architecture and Code Optimization*, 13(2):18:1–18:??, June 2016. CODEN ???? ISSN

1544-3566 (print), 1544-3973 (electronic).

Ashouri:2017:MMC

[ABP+17] Amir H. Ashouri, Andrea Bignoli, Gianluca Palermo, Cristina Silvano, Sameer Kulkarni, and John Cavazos. MiCOMP: Mitigating the compiler phase-ordering problem using optimization subsequences and machine learning. *ACM Transactions on Architecture and Code Optimization*, 14(3):29:1–29:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Acacio:2016:LDR

[Aca16] Manuel Acacio. List of distinguished reviewers ACM TACO 2014. *ACM Transactions on Architecture and Code Optimization*, 13(3):31:1–31:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Andujar:2019:PPA

[ACA+19] Franciso J. Andújar, Salvador Coll, Marina Alonso, Pedro López, and Juan-Miguel Martínez. POWAR: Power-aware routing in HPC networks with on/off links. *ACM Transactions on Architecture and Code Optimization*, 15(4):61:1–61:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Aleta:2004:RCC

[ACGK04] Alex Aletà, Josep M. Codina, Antonio González, and David Kaeli. Removing communications in clustered microarchitectures through instruction replication. *ACM Transactions on Architecture and Code Optimization*, 1(2):127–151, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Adileh:2016:MHP

[AEJE16] Almutaz Adileh, Stijn Eyerman, Aamer Jaleel, and Lieven Eeckhout. Maximizing heterogeneous processor performance under power constraints. *ACM Transactions on Architecture and Code Optimization*, 13(3):29:1–29:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Andrade:2007:PAA

[AFD07] Diego Andrade, Basilio B. Fraguela, and Ramón Doallo. Precise automatable analytical modeling of the cache behavior of codes with indirections. *ACM Transactions on Architecture and Code Optimization*, 4(3):16:1–16:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Andrade:2012:SAW

[AFD12] Diego Andrade, Basilio B. Fraguela, and Ramón Doallo. Static analysis of the worst-case memory performance for

irregular codes with indirections. *ACM Transactions on Architecture and Code Optimization*, 9(3):20:1–20:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Albericio:2012:ALC

[AGI+12] Jorge Albericio, Rubén Gran, Pablo Ibáñez, Víctor Viñals, and Jose María Llabería. ABS: a low-cost adaptive controller for prefetching in a banked shared last-level cache. *ACM Transactions on Architecture and Code Optimization*, 8(4): 19:1–19:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Abella:2005:ISP

[AGVO05] Jaume Abella, Antonio González, Xavier Vera, and Michael F. P. O'Boyle. IATAC: a smart predictor to turn-off L2 cache lines. *ACM Transactions on Architecture and Code Optimization*, 2(1):55–77, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Azriel:2019:MSP

[AHA+19] Leonid Azriel, Lukas Humbel, Reto Achermann, Alex Richardson, Moritz Hoffmann, Avi Mendelson, Timothy Roscoe, Robert N. M. Watson, Paolo Faraboschi, and Dejan Milojicic. Memory-side protection with a capability enforcement co-processor. *ACM Transactions on Architecture and Code Optimization*, 16(1): 5:1–5:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Albericio:2013:ERL

[AIVL13] Jorge Albericio, Pablo Ibáñez, Víctor Viñals, and Jose María Llabería. Exploiting reuse locality on inclusive shared last-level caches. *ACM Transactions on Architecture and Code Optimization*, 9(4):38:1–38:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Aijo:2016:ILP

[ÄJE+16] Tomi Äijö, Pekka Jääskeläinen, Tapio Elomaa, Heikki Kultala, and Jarmo Takala. Integer linear programming-based scheduling for transport triggered architectures. *ACM Transactions on Architecture and Code Optimization*, 12(4): 59:1–59:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ahn:2012:ISE

[AJK+12] Jung Ho Ahn, Norman P. Jouppi, Christos Kozyrakis, Jacob Leverich, and Robert S. Schreiber. Improving system energy efficiency with memory rank subsetting. *ACM Transactions on Architecture and Code Optimization*, 9(1): 4:1–4:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anderson:2016:AVI

[AMG16] Andrew Anderson, Avinash Malik, and David Gregg. Automatic vectorization of interleaved data revisited. *ACM Transactions on Architecture and Code Optimization*, 12(4): 50:1–50:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ashouri:2016:CCA

[AMP+16] Amir Hossein Ashouri, Giovanni Mariani, Gianluca Palermo, Eunjung Park, John Cavazos, and Cristina Silvano. COBAYN: Compiler autotuning framework using Bayesian networks. *ACM Transactions on Architecture and Code Optimization*, 13(2):21:1–21:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anonymous:2013:LDR

[Ano13a] Anonymous. List of distinguished reviewers ACM TACO. *ACM Transactions on Architecture and Code Optimization*, 10(4):65:1–65:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anonymous:2013:TR

[Ano13b] Anonymous. TACO reviewers 2012. *ACM Transactions on Architecture and Code Optimization*, 10(3):9:1–9:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anonymous:2015:LDR

[Ano15] Anonymous. List of distinguished reviewers ACM TACO 2014. *ACM Transactions on Architecture and Code Optimization*, 11(4):68:1–68:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Alias:2017:OAC

[AP17] Christophe Alias and Alexandru Plesco. Optimizing affine control with semantic factorizations. *ACM Transactions on Architecture and Code Optimization*, 14(4):52:1–52:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ardestani:2016:MMV

[APBR16] Ehsan K. Ardestani, Rafael Trapani Possignolo, Jose Luis Briz, and Jose Renau. Managing mismatches in voltage stacking with CoreUnfolding. *ACM Transactions on Architecture and Code Optimization*, 12(4): 43:1–43:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Abad:2013:LLE

[APG13] Pablo Abad, Valentin Puente, and Jose-Angel Gregorio. LIGERO: a light but efficient router conceived for cache-coherent chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 9(4):37:1–37:??, January 2013. CODEN

???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Asher:2013:HTL

[AR13] Yosi Ben Asher and Nadav Rotem. Hybrid type legalization for a sparse SIMD instruction set. *ACM Transactions on Architecture and Code Optimization*, 10(3):11:1–11:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Akkary:2004:ARE

[ARS04] Haitham Akkary, Ravi Rajwar, and Srikanth T. Srinivasan. An analysis of a resource efficient checkpoint architecture. *ACM Transactions on Architecture and Code Optimization*, 1(4): 418–444, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Antao:2013:CFA

[AS13] Samuel Antão and Leonel Sousa. The CRNS framework and its application to programmable and reconfigurable cryptography. *ACM Transactions on Architecture and Code Optimization*, 9(4):33:1–33:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ahn:2013:SHR

[ASK13] Jung Ho Ahn, Young Hoon Son, and John Kim. Scalable high-radix router microarchitecture using a network switch organization. *ACM Transactions on Architecture and Code Optimization*, 10(3):17:1–17:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anbar:2016:EHL

[ASK+16] Ahmad Anbar, Olivier Serres, Engin Kayraklioglu, Abdel-Hameed A. Badawy, and Tarek El-Ghazawi. Exploiting hierarchical locality in deep parallel architectures. *ACM Transactions on Architecture and Code Optimization*, 13(2):16:1–16:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Azhar:2017:SQS

[ASP17] M. Waqar Azhar, Per Stenström, and Vassilis Papaefstathiou. SLOOP: QoS-supervised loop execution to reduce energy on heterogeneous architectures. *ACM Transactions on Architecture and Code Optimization*, 14(4):41:1–41:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Angerd:2017:FAC

[ASS17] Alexandra Angerd, Erik Sintorn, and Per Stenström. A framework for automated and controlled floating-point accuracy reduction in graphics applications on GPUs. *ACM Transactions on Architecture and Code Optimization*, 14 (4):46:1–46:??, December 2017.

CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Akram:2016:BPG

[ASV+16] Shoaib Akram, Jennifer B. Sartor, Kenzo Van Craeynest, Wim Heirman, and Lieven Eeckhout. Boosting the priority of garbage: Scheduling collection on heterogeneous multicore processors. *ACM Transactions on Architecture and Code Optimization*, 13(1):4:1–4:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Armejach:2013:TIP

[ATGN+13] Adrià Armejach, Ruben Titos-Gil, Anurag Negi, Osman S. Unsal, and Adrián Cristal. Techniques to improve performance in requester-wins hardware transactional memory. *ACM Transactions on Architecture and Code Optimization*, 10(4):42:1–42:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Abbasi:2012:TSW

[AVG12] Zahra Abbasi, Georgios Varsamopoulos, and Sandeep K. S. Gupta. TACOMA: Server and workload management in Internet data centers considering cooling-computing power trade-off and energy proportionality. *ACM Transactions on Architecture and Code Optimization*, 9(2):11:1–11:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Amme:2007:SBM

[AvRF07] Wolfram Amme, Jeffery von Ronne, and Michael Franz. SSA-based mobile code: Implementation and empirical evaluation. *ACM Transactions on Architecture and Code Optimization*, 4(2):13:1–13:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ahn:2016:AEE

[AYC16] Junwhan Ahn, Sungjoo Yoo, and Kiyoung Choi. AIM: Energy-efficient aggregation inside the memory hierarchy. *ACM Transactions on Architecture and Code Optimization*, 13(4):34:1–34:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ao:2018:POH

[AYL+18] Yulong Ao, Chao Yang, Fangfang Liu, Wanwang Yin, Lijuan Jiang, and Qiao Sun. Performance optimization of the HPCG benchmark on the Sunway TaihuLight Supercomputer. *ACM Transactions on Architecture and Code Optimization*, 15(1):11:1–11:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Arteaga:2017:GFG

[AZG17] Jaime Arteaga, Stéphane Zuckerman, and Guang R. Gao. Generating fine-grain multithreaded applications using a multigrain approach. *ACM Transactions on Architecture and Code Optimization*, 14 (4):47:1–47:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bai:2004:LPO

[BB04] Yu Bai and R. Iris Bahar. A low-power in-order/out-of-order issue queue. *ACM Transactions on Architecture and Code Optimization*, 1(2):152–179, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Belviranli:2013:DSS

[BBG13] Mehmet E. Belviranli, Laxmi N. Bhuyan, and Rajiv Gupta. A dynamic self-scheduling scheme for heterogeneous multiprocessor architectures. *ACM Transactions on Architecture and Code Optimization*, 9(4):57:1–57:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Becchi:2013:DTS

[BC13] Michela Becchi and Patrick Crowley. A-DFA: a time- and space-efficient DFA compression algorithm for fast regular expression evaluation. *ACM Transactions on Architecture and Code Optimization*, 10(1): 4:1–4:26, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Belleville:2019:ASP

[BCHC19] Nicolas Belleville, Damien Couroussé, Karine Heydemann, and Henri-Pierre Charles. Automated software protection for the masses against side-channel attacks. *ACM Transactions on Architecture and Code Optimization*, 15 (4):47:1–47:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3281662\&ftid=2018231\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Bhattacharjee:2011:PLC

[BCM11] Abhishek Bhattacharjee, Gilberto Contreras, and Margaret Martonosi. Parallelization libraries: Characterizing and reducing overheads. *ACM Transactions on Architecture and Code Optimization*, 8(1):5:1–5:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Buyukkurt:2010:IHL

[BCVN10] Betul Buyukkurt, John Cortes, Jason Villarreal, and Walid A. Najjar. Impact of high-level transformations within the ROCCC framework. *ACM Transactions on Architecture and Code Optimization*, 7(4):

17:1–17:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Baghdadi:2013:ILT

[BCVT13] Riyadh Baghdadi, Albert Cohen, Sven Verdoolaege, and Konrad Trifunović. Improved loop tiling based on the removal of spurious false dependences. *ACM Transactions on Architecture and Code Optimization*, 9(4):52:1–52:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Breughe:2013:SRB

[BE13] Maximilien B. Breughe and Lieven Eeckhout. Selecting representative benchmark inputs for exploring microprocessor design spaces. *ACM Transactions on Architecture and Code Optimization*, 10(4):37:1–37:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Breugh:2015:MAM

[BEE15] Maximilien B. Breugh, Stijn Eyerman, and Lieven Eeckhout. Mechanistic analytical modeling of superscalar in-order processor performance. *ACM Transactions on Architecture and Code Optimization*, 11(4):50:1–50:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Balasubramanian:2015:EGL

[BGG+15] Raghuraman Balasubramanian, Vinay Gangadhar, Ziliang Guo, Chen-Han Ho, Cherin Joseph, Jaikrishnan Menon, Mario Paulo Drumond, Robin Paul, Sharath Prasad, Pradip Valathol, and Karthikeyan Sankaralingam. Enabling GPGPU low-level hardware explorations with MIAOW: an open-source RTL implementation of a GPGPU. *ACM Transactions on Architecture and Code Optimization*, 12(2):21:1–21:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bao:2016:SDF

[BHC+16] Wenlei Bao, Changwan Hong, Sudheer Chunduri, Sriram Krishnamoorthy, Louis-Noël Pouchet, Fabrice Rastello, and P. Sadayappan. Static and dynamic frequency scaling on multicore CPUs. *ACM Transactions on Architecture and Code Optimization*, 13(4):51:1–51:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bilas:2019:LDR

[Bil19] Angelos Bilas. List of 2018 distinguished reviewers ACM TACO. *ACM Transactions on Architecture and Code Optimization*, 15(4):69:1–69:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Benatia:2018:BSM

[BJWS18] Akrem Benatia, Weixing Ji, Yizhuo Wang, and Feng Shi. BestSF: a sparse meta-format for optimizing SpMV on GPU. *ACM Transactions on Architecture and Code Optimization*, 15(3):29:1–29:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3226228\&ftid=2001288\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Bakhoda:2013:DCN

[BKA13] Ali Bakhoda, John Kim, and Tor M. Aamodt. Designing on-chip networks for throughput accelerators. *ACM Transactions on Architecture and Code Optimization*, 10(3):21:1–21:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Balasubramonian:2017:CNT

[BKM+17] Rajeev Balasubramonian, Andrew B. Kahng, Naveen Muralimanohar, Ali Shafiee, and Vaishnav Srinivas. CACTI 7: New tools for interconnect exploration in innovative off-chip memories. *ACM Transactions on Architecture and Code Optimization*, 14(2):14:1–14:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bahmann:2015:PRC

[BRJM15] Helge Bahmann, Nico Reissmann, Magnus Jahre, and Jan Christian Meyer. Perfect reconstructability of control flow from demand dependence graphs. *ACM Transactions on Architecture and Code Optimization*, 11(4):66:1–66:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bogdanski:2012:SFC

[BRSJG12] Bartosz Bogdanski, Sven-Arne Reinemo, Frank Olaf Sem-Jacobsen, and Ernst Gunnar Gran. sFtree: a fully connected and deadlock-free switch-to-switch routing algorithm for fat-trees. *ACM Transactions on Architecture and Code Optimization*, 8(4):55:1–55:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Baroudi:2017:OTB

[BSL17] Toufik Baroudi, Rachid Seghir, and Vincent Loechner. Optimization of triangular and banded matrix operations using 2 d-packed layouts. *ACM Transactions on Architecture and Code Optimization*, 14 (4):55:1–55:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bower:2007:ODH

[BSO07] Fred A. Bower, Daniel J. Sorin, and Sule Ozev. Online diag-

nosis of hard faults in microprocessors. *ACM Transactions on Architecture and Code Optimization*, 4(2):8:1–8:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bartolini:2014:AFG

[BSSS14] Davide B. Bartolini, Filippo Sironi, Donatella Sciuto, and Marco D. Santambrogio. Automated fine-grained CPU provisioning for virtual machines. *ACM Transactions on Architecture and Code Optimization*, 11(3):27:1–27:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bardizbanyan:2013:DPD

[BSWLE13] Alen Bardizbanyan, Magnus Själander, David Whalley, and Per Larsson-Edefors. Designing a practical data filter cache to improve both energy efficiency and performance. *ACM Transactions on Architecture and Code Optimization*, 10(4):54:1–54:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Boyer:2010:FBP

[BTS10] Michael Boyer, David Tarjan, and Kevin Skadron. Federation: Boosting per-thread performance of throughput-oriented manycore architectures. *ACM Transactions on Architecture and Code Optimization*, 7(4):19:1–19:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bayrak:2012:AII

[BVIB12] Ali Galip Bayrak, Nikola Velickovic, Paolo Ienne, and Wayne Burleson. An architecture-independent instruction shuffler to protect against side-channel attacks. *ACM Transactions on Architecture and Code Optimization*, 8(4):20:1–20:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bruintjes:2012:SLA

[BWG+12] Tom M. Bruintjes, Karel H. G. Walters, Sabih H. Gerez, Bert Molenkamp, and Gerard J. M. Smit. Sabrewing: a lightweight architecture for combined floating-point and integer arithmetic. *ACM Transactions on Architecture and Code Optimization*, 8(4):41:1–41:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bentley:2006:IAB

[BWLR06] Chris Bentley, Scott A. Watterson, David K. Lowenthal, and Barry Rountree. Implicit array bounds checking on 64-bit architectures. *ACM Transactions on Architecture and Code Optimization*, 3(4):502–527, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Barik:2013:DNS

[BZS13] Rajkishore Barik, Jisheng Zhao, and Vivek Sarkar. A decoupled non-SSA global register allocation using bipartite liveness graphs. *ACM Transactions on Architecture and Code Optimization*, 10(4):63:1–63:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2011:HAM

[CA11] Xi E. Chen and Tor M. Aamodt. Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs. *ACM Transactions on Architecture and Code Optimization*, 8(3):10:1–10:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chaudhuri:2017:MSC

[CAGS17] Mainak Chaudhuri, Mukesh Agrawal, Jayesh Gaur, and Sreenivas Subramoney. Micro-sector cache: Improving space utilization in sectored DRAM caches. *ACM Transactions on Architecture and Code Optimization*, 14(1):7:1–7:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chi:2015:LPH

[CAMJ15] Chi Ching Chi, Mauricio Alvarez-Mesa, and Ben Juurlink. Low-power high-efficiency video decoding using general-purpose processors. *ACM Transactions on Architecture and Code Optimization*, 11(4):56:1–56:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cai:2018:ESH

[CAY+18] Ying Cai, Yulong Ao, Chao Yang, Wenjing Ma, and Haitao Zhao. Extreme-scale high-order WENO simulations of 3-D detonation wave with 10 million cores. *ACM Transactions on Architecture and Code Optimization*, 15(2):26:1–26:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Colombet:2015:SOS

[CBD15] Quentin Colombet, Florian Brandner, and Alain Darte. Studying optimal spilling in the light of SSA. *ACM Transactions on Architecture and Code Optimization*, 11(4):47:1–47:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:TME

[CC13] Rong Chen and Haibo Chen. Tiled-MapReduce: Efficient and flexible MapReduce processing on multicore with tiling. *ACM Transactions on Architecture and Code Optimization*, 10(1):3:1–3:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2018:ESE

[CC18] Kuan-Chung Chen and Chung-Ho Chen. Enabling SIMT execution model on homogeneous multi-core system. *ACM Transactions on Architecture and Code Optimization*, 15(1): 6:1–6:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cleemput:2012:CMT

[CCD12] Jeroen V. Cleemput, Bart Coppens, and Bjorn De Sutter. Compiler mitigations for time attacks on modern x86 processors. *ACM Transactions on Architecture and Code Optimization*, 8(4):23:1–23:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:DRU

[CCL+13] Yunji Chen, Tianshi Chen, Ling Li, Ruiyang Wu, Daofu Liu, and Weiwu Hu. Deterministic replay using global clock. *ACM Transactions on Architecture and Code Optimization*, 10(1):1:1–1:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chasapis:2016:PEI

[CCM+16] Dimitrios Chasapis, Marc Casas, Miquel Moretó, Raul Vidal, Eduard Ayguadé, Jesús Labarta, and Mateo Valero. PARSECSs: Evaluating the impact of task parallelism in the PARSEC benchmark suite. *ACM Transactions on Architecture and Code Optimization*, 12(4):41:1–41:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cleary:2013:FAT

[CCPG13] Jimmy Cleary, Owen Callanan, Mark Purcell, and David Gregg. Fast asymmetric thread synchronization. *ACM Transactions on Architecture and Code Optimization*, 9(4):27:1–27:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:CME

[CCZ13] Long Chen, Yanan Cao, and Zhao Zhang. E^{3}CC: a memory error protection scheme with novel address mapping for subranked and low-power memories. *ACM Transactions on Architecture and Code Optimization*, 10(4):32:1–32:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Coppens:2013:FDB

[CDM13] Bart Coppens, Bjorn De Sutter, and Jonas Maebe. Feedback-driven binary code diversification to the special issue on high-performance embedded architectures and compilers. *ACM Transactions on Architecture and Code Optimization*, 9(4):24:1–24:??, January 2013. CODEN ???? ISSN

1544-3566 (print), 1544-3973 (electronic).

Chrysos:2013:HCP

[CDPD13] Grigorios Chrysos, Panagiotis Dagritzikos, Ioannis Papaefstathiou, and Apostolos Dollas. HC-CART: a parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system. *ACM Transactions on Architecture and Code Optimization*, 9(4): 47:1–47:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cruz:2016:HAT

[CDPN16] Eduardo H. M. Cruz, Matthias Diener, Laércio L. Pilla, and Philippe O. A. Navaux. Hardware-assisted thread and data mapping in hierarchical multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 13(3): 28:1–28:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chrysanthou:2016:ORT

[CEP+16] Kypros Chrysanthou, Panayiotis Englezakis, Andreas Prodromou, Andreas Panteli, Chrysostomos Nicopoulos, Yiannakis Sazeides, and Giorgos Dimitrakopoulos. An online and real-time fault detection and localization mechanism for network-on-chip architectures. *ACM Transactions on Architecture and Code Optimization*, 13(2):22:1–22:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2012:DIO

[CFH+12] Yang Chen, Shuangde Fang, Yuanjie Huang, Lieven Eeckhout, Grigori Fursin, Olivier Temam, and Chengyong Wu. Deconstructing iterative optimization. *ACM Transactions on Architecture and Code Optimization*, 9(3):21:1–21:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2014:AWA

[CG14] Quan Chen and Minyi Guo. Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 11(1):8:1–8:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2015:LAW

[CG15a] Quan Chen and Minyi Guo. Locality-aware work stealing based on online profiling and auto-tuning for multisocket multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 12(2): 22:1–22:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cilardo:2015:IMM

[CG15b] Alessandro Cilardo and Luca Gallo. Improving multibank

memory access parallelism with lattice-based partitioning. *ACM Transactions on Architecture and Code Optimization*, 11(4):45:1–45:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Choi:2006:ORR

[CH06] Yoonseo Choi and Hwansoo Han. Optimal register reassignment for register stack overflow minimization. *ACM Transactions on Architecture and Code Optimization*, 3(1): 90–114, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Carlson:2014:EHL

[CHE+14] Trevor E. Carlson, Wim Heirman, Stijn Eyerman, Ibrahim Hur, and Lieven Eeckhout. An evaluation of high-level mechanistic core models. *ACM Transactions on Architecture and Code Optimization*, 11(3): 28:1–28:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Coelho:2013:ACI

[CI13] Fabien Coelho and François Irigoin. API compilation for image hardware accelerators. *ACM Transactions on Architecture and Code Optimization*, 9(4):49:1–49:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cher:2011:EEC

[CK11] Chen-Yong Cher and Eren Kursun. Exploring the effects of on-chip thermal variation on high-performance multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 8(1):2:1–2:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

C:2016:FGM

[CNS16a] Unnikrishnan C, Rupesh Nasre, and Y. N. Srikant. Falcon: a graph manipulation language for heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):54:1–54:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cattaneo:2016:HAI

[CNS+16b] Riccardo Cattaneo, Giuseppe Natale, Carlo Sicignano, Donatella Sciuto, and Marco Domenico Santambrogio. On how to accelerate iterative stencil loops: a scalable streaming-based approach. *ACM Transactions on Architecture and Code Optimization*, 12(4):53:1–53:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Constantinides:2007:ARC

[CPB+07] Kypros Constantinides, Stephen Plaza, Jason Blome, Valeria Bertacco, Scott Mahlke,

Todd Austin, Bin Zhang, and Michael Orshansky. Architecting a reliable CMP switch architecture. *ACM Transactions on Architecture and Code Optimization*, 4(1):2:1–2:37, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Catania:2008:RCM

[CPP08] Vincenzo Catania, Maurizio Palesi, and Davide Patti. Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems. *ACM Transactions on Architecture and Code Optimization*, 5(2):11:1–11:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cheng:2015:ECS

[CPS+15] Hsiang-Yun Cheng, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahmut Kandemir, Jack Sampson, and Yuan Xie. EECache: a comprehensive study on the architectural design for energy-efficient last-level caches in chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 12(2):17:1–17:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chhabra:2009:MSP

[CRSP09] Siddhartha Chhabra, Brian Rogers, Yan Solihin, and Milos Prvulovic. Making secure processors OS- and performance-friendly. *ACM Transactions on Architecture and Code Optimization*, 5(4):16:1–16:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2010:HSF

[CS10] Zhong-Ho Chen and Alvin W. Y. Su. A hardware/software framework for instruction and data scratchpad memory allocation. *ACM Transactions on Architecture and Code Optimization*, 7(1):2:1–2:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:PGF

[CS13] Doris Chen and Deshanand Singh. Profile-guided floating-to fixed-point conversion for hybrid FPGA-processor applications. *ACM Transactions on Architecture and Code Optimization*, 9(4):43:1–43:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Crago:2019:EMA

[CSK19] Neal C. Crago, Mark Stephenson, and Stephen W. Keckler. Exposing memory access patterns to improve instruction and memory efficiency in GPUs. *ACM Transactions on Architecture and Code Optimization*, 15(4):45:1–45:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-

3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3280851\&ftid=2014784\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Ceze:2006:CUC

[CST+06] Luis Ceze, Karin Strauss, James Tuck, Josep Torrellas, and Jose Renau. CAVA: Using checkpoint-assisted value prediction to hide L2 misses. *ACM Transactions on Architecture and Code Optimization*, 3(2): 182–208, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cristal:2004:TKI

[CSVM04] Adrián Cristal, Oliverio J. Santana, Mateo Valero, and José F. Martínez. Toward kilo-instruction processors. *ACM Transactions on Architecture and Code Optimization*, 1(4): 389–417, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2004:I

[CT04] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 1(1):1–2, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2005:I

[CT05] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 2(1):1–2, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2006:I

[CT06] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 3(1):1–2, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2007:I

[CT07] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 4(1):1:1, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2008:E

[CT08] Brad Calder and Dean Tullsen. Editorial. *ACM Transactions on Architecture and Code Optimization*, 5(1):1:1–1:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Camarero:2015:TCH

[CVB15] Cristóbal Camarero, Enrique Vallejo, and Ramón Beivide. Topological characterization of Hamming and dragonfly networks and its implications on routing. *ACM Transactions on Architecture and Code Optimization*, 11(4):39:1–39:??, January 2015. CODEN ????

ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:EMT

[CW13] Chien-Chi Chen and Sheng-De Wang. An efficient multicharacter transition string-matching engine based on the Aho–Corasick algorithm. *ACM Transactions on Architecture and Code Optimization*, 10 (4):25:1–25:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Crandall:2006:MAS

[CWC06] Jedidiah R. Crandall, S. Felix Wu, and Frederic T. Chong. Minos: Architectural support for protecting control data. *ACM Transactions on Architecture and Code Optimization*, 3(4):359–389, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cui:2013:LCA

[CWCS13] Yan Cui, Yingxin Wang, Yu Chen, and Yuanchun Shi. Lock-contention-aware scheduler: a scalable and energy-efficient method for addressing scalability collapse on multicore systems. *ACM Transactions on Architecture and Code Optimization*, 9(4):44:1–44:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2016:RER

[CWMC16] Hsing-Min Chen, Carole-Jean Wu, Trevor Mudge, and Chaitali Chakrabarti. RATT-ECC: Rate adaptive two-tiered error correction codes for reliable 3D die-stacked memory. *ACM Transactions on Architecture and Code Optimization*, 13(3):24:1–24:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Co:2006:ETC

[CWS06] Michele Co, Dee A. B. Weikle, and Kevin Skadron. Evaluating trace cache energy efficiency. *ACM Transactions on Architecture and Code Optimization*, 3(4):450–476, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2016:IDO

[CWW+16] Wenjie Chen, Zhibin Wang, Qin Wu, Jiuzhen Liang, and Zhilei Chai. Implementing dense optical flow computation on a heterogeneous FPGA SoC in C. *ACM Transactions on Architecture and Code Optimization*, 13(3):25:1–25:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cui:2012:EPO

[CXW+12] Huimin Cui, Jingling Xue, Lei Wang, Yang Yang, Xiaobing Feng, and Dongrui Fan. Extendable pattern-oriented optimization directives. *ACM Transactions on Architecture and Code Optimization*, 9(3): 14:1–14:??, September 2012.

CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cui:2013:LOC

[CYXF13] Huimin Cui, Qing Yi, Jingling Xue, and Xiaobing Feng. Layout-oblivious compiler optimization for matrix computations. *ACM Transactions on Architecture and Code Optimization*, 9(4):35:1–35:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2007:CRL

[CZ07] Yu Chen and Fuxin Zhang. Code reordering on limited branch offset. *ACM Transactions on Architecture and Code Optimization*, 4(2):10:1–10:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Das:2016:RDB

[DAD16] Subhasis Das, Tor M. Aamodt, and William J. Dally. Reuse distance-based probabilistic cache replacement. *ACM Transactions on Architecture and Code Optimization*, 12(4): 33:1–33:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dogan:2019:ASU

[DAKK19] Halit Dogan, Masab Ahmad, Brian Kahne, and Omer Khan. Accelerating synchronization using moving compute to data model at 1,000-core multicore scale. *ACM Transactions on Architecture and Code Optimization*, 16(1):4:1–4:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3300208\&ftid=2040991\&dwn=1\&CFID=115464021\&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED`.

DeOliveiraCastro:2015:CLB

[DAP+15] Pablo De Oliveira Castro, Chadi Akel, Eric Petit, Mihail Popov, and William Jalby. CERE: LLVM-based Codelet Extractor and REplayer for piecewise benchmarking and optimization. *ACM Transactions on Architecture and Code Optimization*, 12(1):6:1–6:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Damschen:2016:EWP

[DBH16] Marvin Damschen, Lars Bauer, and Jörg Henkel. Extending the WCET problem to optimize for runtime-reconfigurable processors. *ACM Transactions on Architecture and Code Optimization*, 13(4):45:1–45:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dou:2007:CCM

[DC07] Jialin Dou and Marcelo Cintra. A compiler cost model for speculative parallelization. *ACM Transactions on Architecture and Code Optimization*, 4(2):

12:1–12:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dong:2012:RAE

[DCP+12] Yaozu Dong, Yu Chen, Zhenhao Pan, Jinquan Dai, and Yunhong Jiang. ReNIC: Architectural extension to SR-IOV I/O virtualization for efficient replication. *ACM Transactions on Architecture and Code Optimization*, 8(4):40:1–40:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Do:2016:PEH

[DD16] Sang Wook Stephen Do and Michel Dubois. Power efficient hardware transactional memory: Dynamic issue of transactions. *ACM Transactions on Architecture and Code Optimization*, 13(1):9:1–9:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

DeSensi:2017:BPP

[DDT+17] Daniele De Sensi, Tiziano De Matteis, Massimo Torquati, Gabriele Mencagli, and Marco Danelutto. Bringing parallel patterns out of the corner: The P^{3}ARSEC benchmark suite. *ACM Transactions on Architecture and Code Optimization*, 14(4):33:1–33:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Das:2012:ELC

[DDU12] Dibyendu Das, B. Dupont De Dinechin, and Ramakrishna Upadrasta. Efficient liveness computation using merge sets and DJ-graphs. *ACM Transactions on Architecture and Code Optimization*, 8(4):27:1–27:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

DuBois:2013:PTC

[DEE13] Kristof Du Bois, Stijn Eyerman, and Lieven Eeckhout. Per-thread cycle accounting in multicore processors. *ACM Transactions on Architecture and Code Optimization*, 9(4): 29:1–29:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dantras:2016:OIB

[DGGL16] Amanieu D'antras, Cosmin Gorgovan, Jim Garside, and Mikel Luján. Optimizing indirect branches in dynamic binary translators. *ACM Transactions on Architecture and Code Optimization*, 13(1):7:1–7:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Carlo:2014:FAA

[DGI+14] Stefano Di Carlo, Salvatore Galfano, Marco Indaco, Paolo Prinetto, Davide Bertozzi, Piero Olivo, and Cristian Zambelli. FLARES: an aging aware algorithm to autonomously

adapt the error correction capability in NAND flash memories. *ACM Transactions on Architecture and Code Optimization*, 11(3):26:1–26:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Demir:2016:EPP

[DH16] Yigit Demir and Nikos Hardavellas. Energy-proportional photonic interconnects. *ACM Transactions on Architecture and Code Optimization*, 13 (4):54:1–54:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Diouf:2013:DLM

[DHC+13] Boubacar Diouf, Can Hantas, Albert Cohen, Özcan Özturk, and Jens Palsberg. A decoupled local memory allocator. *ACM Transactions on Architecture and Code Optimization*, 9(4):34:1–34:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Drebes:2014:TAD

[DHD+14] Andi Drebes, Karine Heydemann, Nathalie Drach, Antoniu Pop, and Albert Cohen. Topology-aware and dependence-aware scheduling and memory allocation for task-parallel languages. *ACM Transactions on Architecture and Code Optimization*, 11(3): 30:1–30:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dice:2018:IPH

[DHK18] Dave Dice, Maurice Herlihy, and Alex Kogan. Improving parallelism in hardware transactional memory. *ACM Transactions on Architecture and Code Optimization*, 15(1):9:1–9:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dubach:2013:DMA

[DJB13] Christophe Dubach, Timothy M. Jones, and Edwin V. Bonilla. Dynamic microarchitectural adaptation using machine learning. *ACM Transactions on Architecture and Code Optimization*, 10(4):31:1–31:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dsouza:2016:IMS

[DJC16] Sandeep D'souza, Soumya J., and Santanu Chattopadhyay. Integrated mapping and synthesis techniques for network-on-chip topologies with express channels. *ACM Transactions on Architecture and Code Optimization*, 12(4):40:1–40:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Domnitser:2012:NMC

[DJL+12] Leonid Domnitser, Aamer Jaleel, Jason Loew, Nael Abu-Ghazaleh, and Dmitry Ponomarev. Non-monopolizable caches: Low-complexity miti-

gation of cache side channel attacks. *ACM Transactions on Architecture and Code Optimization*, 8(4):35:1–35:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dong:2013:CAC

[DJX13] Xiangyu Dong, Norman P. Jouppi, and Yuan Xie. A circuit-architecture co-optimization framework for exploring nonvolatile memory hierarchies. *ACM Transactions on Architecture and Code Optimization*, 10(4):23:1–23:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dolan:2013:CSL

[DMG13] Stephen Dolan, Servesh Muralidharan, and David Gregg. Compiler support for lightweight context switching. *ACM Transactions on Architecture and Code Optimization*, 9(4):36:1–36:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dardaillon:2016:NCF

[DMR+16] Mickaël Dardaillon, Kevin Marquet, Tanguy Risset, Jérôme Martin, and Henri-Pierre Charles. A new compilation flow for software-defined radio applications on heterogeneous MPSoCs. *ACM Transactions on Architecture and Code Optimization*, 13(2):19:1–19:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dublish:2016:CCG

[DNT16] Saumay Dublish, Vijay Nagarajan, and Nigel Topham. Cooperative caching for GPUs. *ACM Transactions on Architecture and Code Optimization*, 13(4):39:1–39:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Davari:2015:EGA

[DRHK15] Mahdad Davari, Alberto Ros, Erik Hagersten, and Stefanos Kaxiras. The effects of granularity and adaptivity on private/shared classification for coherence. *ACM Transactions on Architecture and Code Optimization*, 12(3):26:1–26:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Demme:2012:AGC

[DS12] John Demme and Simha Sethumadhavan. Approximate graph clustering for program characterization. *ACM Transactions on Architecture and Code Optimization*, 8(4):21:1–21:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Deniz:2016:MGM

[DS16] Etem Deniz and Alper Sen. MINIME-GPU: Multicore benchmark synthesizer for GPUs.

ACM Transactions on Architecture and Code Optimization, 12(4):34:1–34:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Deng:2018:EML

[DSH+18] Bobin Deng, Sriseshan Srikanth, Eric R. Hein, Thomas M. Conte, Erik Debenedictis, Jeanine Cook, and Michael P. Frank. Extending Moore's Law via computationally error-tolerant computing. *ACM Transactions on Architecture and Code Optimization*, 15(1): 8:1–8:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Debrunner:2019:AAK

[DSK19] Thomas Debrunner, Sajad Saeedi, and Paul H. J. Kelly. AUKE: Automatic kernel code generation for an analogue SIMD focal-plane sensor-processor array. *ACM Transactions on Architecture and Code Optimization*, 15(4):59:1–59:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Das:2015:SBP

[DSR15] Madan Das, Gabriel Southern, and Jose Renau. Section-based program analysis to reduce overhead of detecting unsynchronized thread communication. *ACM Transactions on Architecture and Code Optimization*, 12(2):23:1–23:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Diavastos:2017:SLR

[DT17] Andreas Diavastos and Pedro Trancoso. SWITCHES: a lightweight runtime for dataflow execution of tasks on many-cores. *ACM Transactions on Architecture and Code Optimization*, 14(3):31:1–31:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

DeSensi:2016:RAP

[DTD16] Daniele De Sensi, Massimo Torquati, and Marco Danelutto. A reconfiguration algorithm for power-aware parallel applications. *ACM Transactions on Architecture and Code Optimization*, 13(4):43:1–43:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dey:2013:RMD

[DWDS13] Tanima Dey, Wei Wang, Jack W. Davidson, and Mary Lou Soffa. ReSense: Mapping dynamic workloads of colocated multithreaded applications using resource sensitivity. *ACM Transactions on Architecture and Code Optimization*, 10 (4):41:1–41:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dong:2011:HCU

[DXMJ11] Xiangyu Dong, Yuan Xie, Naveen Muralimanohar, and Norman P. Jouppi. Hybrid checkpointing using emerging nonvolatile memories for future exascale systems. *ACM Transactions on Architecture and Code Optimization*, 8(2): 6:1–6:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Du:2013:DCC

[DZC+13] Yu Du, Miao Zhou, Bruce Childers, Rami Melhem, and Daniel Mossé. Delta-compressed caching for overcoming the write bandwidth limitation of hybrid main memory. *ACM Transactions on Architecture and Code Optimization*, 9(4): 55:1–55:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Eyerman:2009:MLP

[EE09] Stijn Eyerman and Lieven Eeckhout. Memory-level parallelism aware fetch policies for simultaneous multithreading processors. *ACM Transactions on Architecture and Code Optimization*, 6(1):3:1–3:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Eyerman:2011:FGD

[EE11] Stijn Eyerman and Lieven Eeckhout. Fine-grained DVFS using on-chip regulators. *ACM Transactions on Architecture and Code Optimization*, 8(1): 1:1–1:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Eyerman:2012:PMJ

[EE12] Stijn Eyerman and Lieven Eeckhout. Probabilistic modeling for job symbiosis scheduling on SMT processors. *ACM Transactions on Architecture and Code Optimization*, 9(2): 7:1–7:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Eyerman:2014:MTM

[EMR14] Stijn Eyerman, Pierre Michaud, and Wouter Rogiest. Multiprogram throughput metrics: a systematic approach. *ACM Transactions on Architecture and Code Optimization*, 11(3): 34:1–34:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Evtyushkin:2016:UMC

[EPAG16] Dmitry Evtyushkin, Dmitry Ponomarev, and Nael Abu-Ghazaleh. Understanding and mitigating covert channels through branch predictors. *ACM Transactions on Architecture and Code Optimization*, 13(1):10:1–10:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Endo:2017:IBV

[EPS17] Fernando A. Endo, Arthur Perais, and André Seznec. On

the interactions between value prediction and compiler optimizations in the context of EOLE. *ACM Transactions on Architecture and Code Optimization*, 14(2):18:1–18:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ejaz:2018:DDD

[EPS18] Ahsen Ejaz, Vassilios Papaefstathiou, and Ioannis Sourdis. DDRNoC: Dual data-rate network-on-chip. *ACM Transactions on Architecture and Code Optimization*, 15(2): 25:1–25:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Elwell:2016:RMP

[ERAG+16] Jesse Elwell, Ryan Riley, Nael Abu-Ghazaleh, Dmitry Ponomarev, and Iliano Cervesato. Rethinking memory permissions for protection against cross-layer attacks. *ACM Transactions on Architecture and Code Optimization*, 12(4): 56:1–56:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Elango:2015:URM

[ESR+15] Venmugil Elango, Naser Sedaghati, Fabrice Rastello, Louis-Noël Pouchet, J. Ramanujam, Radu Teodorescu, and P. Sadayappan. On using the roofline model with lower bounds on data movement. *ACM Transactions on Architecture and Code Optimization*, 11(4):67:1–67:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fields:2004:ICS

[FBHN04] Brian A. Fields, Rastislav Bodik, Mark D. Hill, and Chris J. Newburn. Interaction cost and shotgun profiling. *ACM Transactions on Architecture and Code Optimization*, 1(3):272–304, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fowers:2013:PEC

[FBWS13] Jeremy Fowers, Greg Brown, John Wernsing, and Greg Stitt. A performance and energy comparison of convolution on GPUs, FPGAs, and multicore processors. *ACM Transactions on Architecture and Code Optimization*, 9(4):25:1–25:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ferroni:2017:PCM

[FCD+17] Matteo Ferroni, Andrea Corna, Andrea Damiani, Rolando Brondolin, Juan A. Colmenares, Steven Hofmeyr, John D. Kubiatowicz, and Marco D. Santambrogio. Power consumption models for multi-tenant server infrastructures. *ACM Transactions on Architecture and Code Optimization*, 14(4):38:1–38:??, December 2017. CODEN ???? ISSN

1544-3566 (print), 1544-3973 (electronic).

Fang:2014:PPA

[FDF+14] Shuangde Fang, Zidong Du, Yuntan Fang, Yuanjie Huang, Yang Chen, Lieven Eeckhout, Olivier Temam, Huawei Li, Yunji Chen, and Chengyong Wu. Performance portability across heterogeneous SoCs using a generalized library-based approach. *ACM Transactions on Architecture and Code Optimization*, 11(2):21:1–21:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fauzia:2013:BRD

[FER+13] Naznin Fauzia, Venmugil Elango, Mahesh Ravishankar, J. Ramanujam, Fabrice Rastello, Atanas Rountev, Louis-Noël Pouchet, and P. Sadayappan. Beyond reuse distance analysis: Dynamic analysis for characterization of data locality potential. *ACM Transactions on Architecture and Code Optimization*, 10(4):53:1–53:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Feng:2012:PPL

[FLG12] Min Feng, Changhui Lin, and Rajiv Gupta. PLDS: Partitioning linked data structures for parallelism. *ACM Transactions on Architecture and Code Optimization*, 8(4):38:1–38:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fang:2015:MMD

[FMY+15] Zhenman Fang, Sanyam Mehta, Pen-Chung Yew, Antonia Zhai, James Greensky, Gautham Beeraka, and Binyu Zang. Measuring microarchitectural details of multi- and many-core memory systems through microbenchmarking. *ACM Transactions on Architecture and Code Optimization*, 11(4):55:1–55:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fedorov:2013:AAL

[FQRG13] Viacheslav V. Fedorov, Sheng Qiu, A. L. Narasimha Reddy, and Paul V. Gratz. ARI: Adaptive LLC-memory traffic management. *ACM Transactions on Architecture and Code Optimization*, 10(4):46:1–46:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fung:2009:DWF

[FSYA09] Wilson W. L. Fung, Ivan Sham, George Yuan, and Tor M. Aamodt. Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware. *ACM Transactions on Architecture and Code Optimization*, 6(2):7:1–7:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fursin:2010:COP

[FT10] Grigori Fursin and Olivier Temam. Collective optimization: a practical collaborative approach. *ACM Transactions on Architecture and Code Optimization*, 7(4):20:1–20:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Feng:2011:DAD

[FTLG11] Min Feng, Chen Tian, Changhui Lin, and Rajiv Gupta. Dynamic access distance driven cache replacement. *ACM Transactions on Architecture and Code Optimization*, 8(3): 14:1–14:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fernandes:2016:EHO

[FWJ+16] Fernando Fernandes, Lucas Weigel, Claudio Jung, Philippe Navaux, Luigi Carro, and Paolo Rech. Evaluation of histogram of oriented gradients soft errors criticality for automotive applications. *ACM Transactions on Architecture and Code Optimization*, 13 (4):38:1–38:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fang:2015:PIO

[FXC+15] Shuangde Fang, Wenwen Xu, Yang Chen, Lieven Eeckhout, Olivier Temam, Yunji Chen, Chengyong Wu, and Xiaobing Feng. Practical iterative optimization for the data center. *ACM Transactions on Architecture and Code Optimization*, 12(2):15:1–15:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ghandour:2012:LSB

[GAM12] Walid J. Ghandour, Haitham Akkary, and Wes Masri. Leveraging strength-based dynamic information flow analysis to enhance data value prediction. *ACM Transactions on Architecture and Code Optimization*, 9(1):1:1–1:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gonzalez-Alvarez:2013:AAD

[GÁSÁ+13] Cecilia González-Álvarez, Jennifer B. Sartor, Carlos Álvarez, Daniel Jiménez-González, and Lieven Eeckhout. Accelerating an application domain with specialized functional units. *ACM Transactions on Architecture and Code Optimization*, 10(4):47:1–47:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gonzalez-alvarez:2016:MEF

[GáSÁ+16] Cecilia González-álvarez, Jennifer B. Sartor, Carlos Álvarez, Daniel Jiménez-González, and Lieven Eeckhout. MInGLE: an efficient framework for domain acceleration using low-power specialized functional units. *ACM Transactions on Architecture and Code Optimization*, 13(2):17:1–17:??, June 2016.

CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ganusov:2006:FEP

[GB06] Ilya Ganusov and Martin Burtscher. Future execution: a prefetching mechanism that uses multiple cores to speed up single threads. *ACM Transactions on Architecture and Code Optimization*, 3(4):424–449, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gottscho:2015:DDP

[GBD+15] Mark Gottscho, Abbas BanaiyanMofrad, Nikil Dutt, Alex Nicolau, and Puneet Gupta. DPCS: Dynamic power/capacity scaling for SRAM caches in the nanoscale era. *ACM Transactions on Architecture and Code Optimization*, 12(3):27:1–27:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gorgovan:2016:MLO

[GDL16] Cosmin Gorgovan, Amanieu D'antras, and Mikel Luján. MAMBO: a low-overhead dynamic binary modification tool for ARM. *ACM Transactions on Architecture and Code Optimization*, 13(1):14:1–14:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gracia:2014:RLN

[GFD+14] Darío Suárez Gracia, Alexandra Ferrerón, Luis Montesano Del Campo, Teresa Monreal Arnal, and Víctor Viñals Yúfera. Revisiting LP–NUCA energy consumption: Cache access policies and adaptive block dropping. *ACM Transactions on Architecture and Code Optimization*, 11(2):19:1–19:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Garland:2018:LCM

[GG18] James Garland and David Gregg. Low complexity multiply-accumulate units for convolutional neural networks with weight-sharing. *ACM Transactions on Architecture and Code Optimization*, 15 (3):31:1–31:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3233300\&ftid=2001289\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Garcia-Guirado:2012:DDA

[GGFPRG12] Antonio García-Guirado, Ricardo Fernández-Pascual, Alberto Ros, and José M. García. DAPSCO: Distance-aware partially shared cache organization. *ACM Transactions on Architecture and Code Optimization*, 8(4):25:1–25:??, January 2012. CODEN ???? ISSN

1544-3566 (print), 1544-3973 (electronic).

Gareev:2018:HPG

[GGK18] Roman Gareev, Tobias Grosser, and Michael Kruse. High-performance generalized tensor operations: a compiler-oriented approach. *ACM Transactions on Architecture and Code Optimization*, 15(3):34:1–34:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3235029\&ftid=2001292\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Ganser:2017:ISO

[GGS+17] Stefan Ganser, Armin Grösslinger, Norbert Siegmund, Sven Apel, and Christian Lengauer. Iterative schedule optimization for parallelization in the polyhedron model. *ACM Transactions on Architecture and Code Optimization*, 14(3):23:1–23:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ganser:2019:SIP

[GGS+19] Stefan Ganser, Armin Größlinger, Norbert Siegmund, Sven Apel, and Christian Lengauer. Speeding up iterative polyhedral schedule optimization with surrogate performance models. *ACM Transactions on Architecture and Code Optimization*, 15(4):56:1–56:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gaster:2015:HRA

[GHH15] Benedict R. Gaster, Derek Hower, and Lee Howes. HRF-relaxed: Adapting HRF to the complexities of industrial heterogeneous memory models. *ACM Transactions on Architecture and Code Optimization*, 12(1):7:1–7:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Guha:2012:MOD

[GHS12] Apala Guha, Kim Hazelwood, and Mary Lou Soffa. Memory optimization of dynamic binary translators for embedded systems. *ACM Transactions on Architecture and Code Optimization*, 9(3):22:1–22:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gerards:2013:ODD

[GK13] Marco E. T. Gerards and Jan Kuper. Optimal DPM and DVFS for frame-based real-time systems. *ACM Transactions on Architecture and Code Optimization*, 9(4):41:1–41:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Georgiou:2017:ETD

[GKCE17] Kyriakos Georgiou, Steve Kerrison, Zbigniew Chamski, and

Kerstin Eder. Energy transparency for deeply embedded programs. *ACM Transactions on Architecture and Code Optimization*, 14(1):8:1–8:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Goel:2014:SPR

[GKP14] Neeraj Goel, Anshul Kumar, and Preeti Ranjan Panda. Shared-port register file architecture for low-energy VLIW processors. *ACM Transactions on Architecture and Code Optimization*, 11(1):1:1–1:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gonzalez-Mesa:2014:ETM

[GMGZP14] M. A. Gonzalez-Mesa, Eladio Gutierrez, Emilio L. Zapata, and Oscar Plata. Effective transactional memory execution management for improved concurrency. *ACM Transactions on Architecture and Code Optimization*, 11(3):24:1–24:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gabor:2009:SLA

[GMW09] Ron Gabor, Avi Mendelson, and Shlomo Weiss. Service level agreement for multithreaded processors. *ACM Transactions on Architecture and Code Optimization*, 6(2):6:1–6:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Guo:2008:EHC

[GNB08] Zhi Guo, Walid Najjar, and Betul Buyukkurt. Efficient hardware code generation for FPGAs. *ACM Transactions on Architecture and Code Optimization*, 5(1):6:1–6:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Garzaran:2005:TBS

[GPL+05] María Jesús Garzarán, Milos Prvulovic, José María Llabería, Víctor Viñals, Lawrence Rauchwerger, and Josep Torrellas. Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 2(3):247–279, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Grigorian:2015:ADA

[GR15] Beayna Grigorian and Glenn Reinman. Accelerating divergent applications on SIMD architectures using neural networks. *ACM Transactions on Architecture and Code Optimization*, 12(1):2:1–2:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Geraci:2012:TFP

[GS12] James R. Geraci and Sharon M. Sacco. A transpose-free in-place SIMD optimized FFT. *ACM Transactions on Architecture and Code Optimization*, 9(3):23:1–23:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Goens:2017:SSS

[GSC17] Andrés Goens, Sergio Siccha, and Jeronimo Castrillon. Symmetry in software synthesis. *ACM Transactions on Architecture and Code Optimization*, 14(2):20:1–20:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Guo:2010:QSS

[GSZI10] Fei Guo, Yan Solihin, Li Zhao, and Ravishankar Iyer. Quality of service shared cache management in chip multiprocessor architecture. *ACM Transactions on Architecture and Code Optimization*, 7(3):14:1–14:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gaspar:2016:FAG

[GTT+16] Francisco Gaspar, Luis Taniça, Pedro Tomás, Aleksandar Ilic, and Leonel Sousa. A framework for application-guided task management on heterogeneous embedded systems. *ACM Transactions on Architecture and Code Optimization*, 12(4): 42:1–42:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Georgakoudis:2017:SSA

[GVT+17] Giorgis Georgakoudis, Hans Vandierendonck, Peter Thoman, Bronis R. De Supinski, Thomas Fahringer, and Dimitrios S. Nikolopoulos. SCALO: Scalability-aware parallelism orchestration for multi-threaded workloads. *ACM Transactions on Architecture and Code Optimization*, 14(4):54:1–54:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Golander:2008:HMP

[GW08] Amit Golander and Shlomo Weiss. Hiding the misprediction penalty of a resource-efficient high-performance processor. *ACM Transactions on Architecture and Code Optimization*, 4(4):6:1–6:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Golander:2009:CAR

[GW09] Amit Golander and Shlomo Weiss. Checkpoint allocation and release. *ACM Transactions on Architecture and Code Optimization*, 6(3):10:1–10:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gabor:2007:FES

[GWM07] Ron Gabor, Shlomo Weiss, and Avi Mendelson. Fairness enforcement in switch on event multithreading. *ACM Transactions on Architecture and Code Optimization*, 4(3):15:1–15:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gavin:2013:RIF

[GWS13] Peter Gavin, David Whalley, and Magnus Själander. Reducing instruction fetch energy in multi-issue processors. *ACM Transactions on Architecture and Code Optimization*, 10(4):64:1–64:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Han:2013:PEP

[HAC13] Kyuseung Han, Junwhan Ahn, and Kiyoung Choi. Power-efficient predication techniques for acceleration of control flow execution on CGRA. *ACM Transactions on Architecture and Code Optimization*, 10(2): 8:1–8:??, May 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hasenplaugh:2012:GBC

[HAJ+12] William Hasenplaugh, Pritpal S. Ahuja, Aamer Jaleel, Simon Steely Jr., and Joel Emer. The gradient-based cache partitioning algorithm. *ACM Transactions on Architecture and Code Optimization*, 8(4): 44:1–44:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ham:2017:DDS

[HAM17] Tae Jun Ham, Juan L. Aragón, and Margaret Martonosi. Decoupling data supply from computation for latency-tolerant communication in heterogeneous architectures. *ACM Transactions on Architecture and Code Optimization*, 14(2): 16:1–16:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hoseinzadeh:2016:SSP

[HASA16] Morteza Hoseinzadeh, Mohammad Arjomand, and Hamid Sarbazi-Azad. SPCM: The striped phase change memory. *ACM Transactions on Architecture and Code Optimization*, 12(4):38:1–38:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Huang:2014:HHH

[HCC+14] Yongbing Huang, Licheng Chen, Zehan Cui, Yuan Ruan, Yungang Bao, Mingyu Chen, and Ninghui Sun. HMTT: a hybrid hardware/software tracing system for bridging the DRAM access trace's semantic gap. *ACM Transactions on Architecture and Code Optimization*, 11(1):7:1–7:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hohenauer:2009:SOF

[HEL+09] Manuel Hohenauer, Felix Engel, Rainer Leupers, Gerd Ascheid, and Heinrich Meyr. A SIMD optimization framework for retargetable compilers. *ACM Transactions on Architecture and Code Optimization*, 6(1):2:1–2:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hroub:2017:EGC

[HEMK17] Ayman Hroub, M. E. S. Elrabaa, M. F. Mudawar, and A. Khayyat. Efficient generation of compact execution traces for multicore architectural simulations. *ACM Transactions on Architecture and Code Optimization*, 14(3):27:1–27:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hong:2016:OCT

[HHC+16] Ding-Yong Hong, Chun-Chen Hsu, Cheng-Yi Chou, Wei-Chung Hsu, Pangfeng Liu, and Jan-Jan Wu. Optimizing control transfer and memory virtualization in full system emulators. *ACM Transactions on Architecture and Code Optimization*, 12(4):47:1–47:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Huda:2015:UTM

[HJW15] Zia Ul Huda, Ali Jannesari, and Felix Wolf. Using template matching to infer parallel design patterns. *ACM Transactions on Architecture and Code Optimization*, 11(4):64:1–64:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hijaz:2014:NLN

[HK14] Farrukh Hijaz and Omer Khan. NUCA-L1: a non-uniform access latency level-1 cache architecture for multicores operating at near-threshold voltages. *ACM Transactions on Architecture and Code Optimization*, 11(3):29:1–29:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hwang:2007:SSA

[HL07] Yuan-Shin Hwang and Jia-Jhe Li. Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties. *ACM Transactions on Architecture and Code Optimization*, 4(1):6:1–6:28, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hwang:2010:DCR

[HLC10] Yuan-Shin Hwang, Tzong-Yen Lin, and Rong-Guey Chang. DisIRer: Converting a retargetable compiler into a multiplatform binary translator. *ACM Transactions on Architecture and Code Optimization*, 7(4):18:1–18:??, December 2010. CODEN ???? ISSN

1544-3566 (print), 1544-3973 (electronic).

Hagiescu:2013:GCG

[HLR+13] Andrei Hagiescu, Bing Liu, R. Ramanathan, Sucheendra K. Palaniappan, Zheng Cui, Bipasa Chattopadhyay, P. S. Thiagarajan, and Weng-Fai Wong. GPU code generation for ODE-based applications with phased shared-data access patterns. *ACM Transactions on Architecture and Code Optimization*, 10(4):55:1–55:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Huang:2017:IEG

[HLSW17] Libo Huang, Yashuai Lü, Li Shen, and Zhiying Wang. Improving the efficiency of GPGPU work-queue through data awareness. *ACM Transactions on Architecture and Code Optimization*, 14(4):45:1–45:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Holey:2015:PEC

[HMYZ15] Anup Holey, Vineeth Mekkat, Pen-Chung Yew, and Antonia Zhai. Performance-energy considerations for shared cache management in a heterogeneous multicore processor. *ACM Transactions on Architecture and Code Optimization*, 12(1):3:1–3:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hadidi:2017:CCA

[HNKK17] Ramyad Hadidi, Lifeng Nai, Hyojong Kim, and Hyesoon Kim. CAIRO: a compiler-assisted technique for enabling instruction-level offloading of processing-in-memory. *ACM Transactions on Architecture and Code Optimization*, 14 (4):48:1–48:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hartstein:2004:OPD

[HP04] A. Hartstein and Thomas R. Puzak. The optimum pipeline depth considering both power and performance. *ACM Transactions on Architecture and Code Optimization*, 1(4):369–388, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Haskins:2005:AWS

[HS05] John W. Haskins, Jr. and Kevin Skadron. Accelerated warmup for sampled microarchitecture simulation. *ACM Transactions on Architecture and Code Optimization*, 2(1): 78–108, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hazelwood:2006:MBC

[HS06] Kim Hazelwood and Michael D. Smith. Managing bounded code caches in dynamic binary optimization systems. *ACM Transactions on Architecture and Code Optimization*, 3(3):

263–294, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hu:2006:EMM

[HVJ06] Shiwen Hu, Madhavi Valluri, and Lizy Kurian John. Effective management of multiple configurable units using dynamic optimization. *ACM Transactions on Architecture and Code Optimization*, 3(4): 477–501, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hiser:2011:EIB

[HWH+11] Jason D. Hiser, Daniel W. Williams, Wei Hu, Jack W. Davidson, Jason Mars, and Bruce R. Childers. Evaluating indirect branch handling mechanisms in software dynamic translation systems. *ACM Transactions on Architecture and Code Optimization*, 8(2): 9:1–9:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

He:2015:IHF

[HWJ+15] Dan He, Fang Wang, Hong Jiang, Dan Feng, Jing Ning Liu, Wei Tong, and Zheng Zhang. Improving hybrid FTL by fully exploiting internal SSD parallelism with virtual blocks. *ACM Transactions on Architecture and Code Optimization*, 11(4):43:1–43:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hong:2019:PTG

[HWL+19] Ding-Yong Hong, Jan-Jan Wu, Yu-Ping Liu, Sheng-Yu Fu, and Wei-Chung Hsu. Processor-tracing guided region formation in dynamic binary translation. *ACM Transactions on Architecture and Code Optimization*, 15(4):52:1–52:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3281664\&ftid=2018235\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Haubl:2014:TTE

[HWM14] Christian Häubl, Christian Wimmer, and Hanspeter Mössenböck. Trace transitioning and exception handling in a trace-based JIT compiler for Java. *ACM Transactions on Architecture and Code Optimization*, 11(1): 6:1–6:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Huang:2013:ACM

[HWX+13] Libo Huang, Zhiying Wang, Nong Xiao, Yongwen Wang, and Qiang Dou. Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors. *ACM Transactions on Architecture and Code Optimization*, 10(3):18:1–18:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Haj-Yihia:2015:CDP

[HYAR+15] Jawad Haj-Yihia, Yosi Ben Asher, Efraim Rotem, Ahmad Yasin, and Ran Ginosar. Compiler-directed power management for superscalars. *ACM Transactions on Architecture and Code Optimization*, 11(4): 48:1–48:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Haj-Yihia:2016:FGP

[HYYAM16] Jawad Haj-Yihia, Ahmad Yasin, Yosi Ben Asher, and Avi Mendelson. Fine-grain power breakdown of modern out-of-order cores and its implications on Skylake-based systems. *ACM Transactions on Architecture and Code Optimization*, 13(4):56:1–56:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ipek:2008:EAD

[IMS+08] Engin Ipek, Sally A. McKee, Karan Singh, Rich Caruana, Bronis R. de Supinski, and Martin Schulz. Efficient architectural design space exploration via predictive modeling. *ACM Transactions on Architecture and Code Optimization*, 4(4):1:1–1:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Isailovic:2004:DCQ

[IWP+04] Nemanja Isailovic, Mark Whitney, Yatish Patel, John Kubiatowicz, Dean Copsey, Frederic T. Chong, Isaac L. Chuang, and Mark Oskin. Datapath and control for quantum wires. *ACM Transactions on Architecture and Code Optimization*, 1(1):34–61, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jothi:2014:TCF

[JA14] Komal Jothi and Haitham Akkary. Tuning the continual flow pipeline architecture with virtual register renaming. *ACM Transactions on Architecture and Code Optimization*, 11(1):11:1–11:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jatala:2017:SSG

[JAK17] Vishwesh Jatala, Jayvant Anantpur, and Amey Karkare. Scratchpad sharing in GPUs. *ACM Transactions on Architecture and Code Optimization*, 14(2):15:1–15:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jiang:2013:HAC

[JDZ+13] Lei Jiang, Yu Du, Bo Zhao, Youtao Zhang, Bruce R. Childers, and Jun Yang. Hardware-assisted cooperative integration of wear-leveling and salvaging for phase change memory. *ACM Transactions on Architecture and Code Optimization*, 10(2):7:1–7:??, May 2013. CODEN ???? ISSN

1544-3566 (print), 1544-3973 (electronic).

Joshi:2008:DEP

[JEBJ08] Ajay Joshi, Lieven Eeckhout, Robert H. Bell, Jr., and Lizy K. John. Distilling the essence of proprietary workloads into miniature benchmarks. *ACM Transactions on Architecture and Code Optimization*, 5(2): 10:1–10:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jaleel:2019:DHP

[JED19] Aamer Jaleel, Eiman Ebrahimi, and Sam Duncan. DUCATI: High-performance address translation by extending TLB reach of GPU-accelerated systems. *ACM Transactions on Architecture and Code Optimization*, 16(1):6:1–6:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jia:2015:GPP

[JGSM15] Wenhao Jia, Elba Garza, Kelly A. Shaw, and Margaret Martonosi. GPU performance and power tuning using regression trees. *ACM Transactions on Architecture and Code Optimization*, 12(2):13:1–13:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jimenez:2009:GNB

[Jim09] Daniel A. Jiménez. Generalizing neural branch prediction. *ACM Transactions on Architecture and Code Optimization*, 5(4):17:1–17:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jantz:2013:ESM

[JK13] Michael R. Jantz and Prasad A. Kulkarni. Exploring single and multilevel JIT compilation policy for modern machines 1. *ACM Transactions on Architecture and Code Optimization*, 10(4):22:1–22:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jensen:2017:ILD

[JK17] Nicklas Bo Jensen and Sven Karlsson. Improving loop dependence analysis. *ACM Transactions on Architecture and Code Optimization*, 14(3): 22:1–22:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jeon:2013:RDR

[JLCR13] Myeongjae Jeon, Conglong Li, Alan L. Cox, and Scott Rixner. Reducing DRAM row activations with eager read/write clustering. *ACM Transactions on Architecture and Code Optimization*, 10(4):43:1–43:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jang:2012:ACO

[JLER12] Choonki Jang, Jaejin Lee, Bernhard Egger, and Soojung

Ryu. Automatic code overlay generation and partially redundant code fetch elimination. *ACM Transactions on Architecture and Code Optimization*, 9(2):10:1–10:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jin:2018:LCM

[JLJ+18a] Hai Jin, Bo Liu, Wenbin Jiang, Yang Ma, Xuanhua Shi, Bingsheng He, and Shaofeng Zhao. Layer-centric memory reuse and data migration for extreme-scale deep learning on many-core architectures. *ACM Transactions on Architecture and Code Optimization*, 15(3):37:1–37:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3243904\&ftid=2004928\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Jo:2018:DSD

[JLJ+18b] Jae-Eon Jo, Gyu-Hyeon Lee, Hanhwi Jang, Jaewon Lee, Mohammadamin Ajdari, and Jangwoo Kim. DiagSim: Systematically diagnosing simulators for healthy simulations. *ACM Transactions on Architecture and Code Optimization*, 15(1):4:1–4:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jones:2009:EER

[JOA+09a] Timothy M. Jones, Michael F. P. O'Boyle, Jaume Abella, Antonio González, and Oğuz Ergin. Energy-efficient register caching with compiler assistance. *ACM Transactions on Architecture and Code Optimization*, 6(4):13:1–13:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jones:2009:ELE

[JOA+09b] Timothy M. Jones, Michael F. P. O'Boyle, Jaume Abella, Antonio González, and Oğuz Ergin. Exploring the limits of early register release: Exploiting compiler analysis. *ACM Transactions on Architecture and Code Optimization*, 6(3): 12:1–12:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jain:2017:CMA

[JPS17] Rahul Jain, Preeti Ranjan Panda, and Sreenivas Subramoney. Cooperative multi-agent reinforcement learning-based co-optimization of cores, caches, and on-chip network. *ACM Transactions on Architecture and Code Optimization*, 14(4):32:1–32:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jantz:2016:IIP

[JRK16] Michael R. Jantz, Forrest J. Robinson, and Prasad A.

Kulkarni. Impact of intrinsic profiling limitations on effectiveness of adaptive optimizations. *ACM Transactions on Architecture and Code Optimization*, 13(4):44:1–44:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jeon:2009:AAP

[JSH09] Jinseong Jeon, Keoncheol Shin, and Hwansoo Han. Abstracting access patterns of dynamic memory using regular expressions. *ACM Transactions on Architecture and Code Optimization*, 5(4):18:1–18:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jeong:2013:EET

[JSL13] Yeonghun Jeong, Seongseok Seo, and Jongeun Lee. Evaluator-executor transformation for efficient pipelining of loops with conditionals. *ACM Transactions on Architecture and Code Optimization*, 10(4):62:1–62:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Juang:2004:IBP

[JSM+04] Philo Juang, Kevin Skadron, Margaret Martonosi, Zhigang Hu, Douglas W. Clark, Philip W. Diodato, and Stefanos Kaxiras. Implementing branch-predictor decay using quasi-static memory cells. *ACM Transactions on Architecture and Code Optimization*, 1(2):180–219, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jiang:2016:TLH

[JYE+16] Chuntao Jiang, Zhibin Yu, Lieven Eeckhout, Hai Jin, Xiaofei Liao, and Chengzhong Xu. Two-level hybrid sampled simulation of multithreaded applications. *ACM Transactions on Architecture and Code Optimization*, 12(4):39:1–39:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jiang:2013:PAP

[JYJ+13] Chuntao Jiang, Zhibin Yu, Hai Jin, Chengzhong Xu, Lieven Eeckhout, Wim Heirman, Trevor E. Carlson, and Xiaofei Liao. PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling. *ACM Transactions on Architecture and Code Optimization*, 10(4):49:1–49:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Komuravelli:2015:RCH

[KAC15] Rakesh Komuravelli, Sarita V. Adve, and Ching-Tsun Chou. Revisiting the complexity of hardware cache coherence and some implications. *ACM Transactions on Architecture and Code Optimization*, 11(4): 37:1–37:??, January 2015. CO-

DEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kim:2018:BEE

[KAC+18] Namhyung Kim, Junwhan Ahn, Kiyoung Choi, Daniel Sanchez, Donghoon Yoo, and Soojung Ryu. Benzene: an energy-efficient distributed hybrid cache architecture for manycore systems. *ACM Transactions on Architecture and Code Optimization*, 15(1): 10:1–10:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Khan:2013:SBA

[KBR+13] Malik Khan, Protonu Basu, Gabe Rudy, Mary Hall, Chun Chen, and Jacqueline Chame. A script-based autotuning compiler system to generate high-performance CUDA code. *ACM Transactions on Architecture and Code Optimization*, 9(4):31:1–31:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kritikakou:2013:NOM

[KCA+13] Angeliki Kritikakou, Francky Catthoor, George S. Athanasiou, Vasilios Kelefouras, and Costas Goutis. Near-optimal microprocessor and accelerators codesign with latency and throughput constraints. *ACM Transactions on Architecture and Code Optimization*, 10(2): 6:1–6:??, May 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kritikakou:2014:SNO

[KCKG14] Angeliki Kritikakou, Francky Catthoor, Vasilios Kelefouras, and Costas Goutis. A scalable and near-optimal representation of access schemes for memory management. *ACM Transactions on Architecture and Code Optimization*, 11(1):13:1–13:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kim:2013:FMS

[KCP13] Wonsub Kim, Yoonseo Choi, and Haewoo Park. Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures. *ACM Transactions on Architecture and Code Optimization*, 10 (4):58:1–58:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kafshdooz:2015:DSS

[KE15] Morteza Mohajjel Kafshdooz and Alireza Ejlali. Dynamic shared SPM reuse for real-time multicore embedded systems. *ACM Transactions on Architecture and Code Optimization*, 12(2):12:1–12:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kayraklioglu:2018:LLA

[KFEG18] Engin Kayraklioglu, Michael P. Ferguson, and Tarek El-Ghazawi. LAPPS: Locality-aware productive prefetching support for PGAS. *ACM*

Transactions on Architecture and Code Optimization, 15 (3):28:1–28:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3233299\&ftid=2001284\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Kourtis:2010:ECO

[KGK10] Kornilios Kourtis, Georgios Goumas, and Nectarios Koziris. Exploiting compression opportunities to improve SpMxV performance on shared memory systems. *ACM Transactions on Architecture and Code Optimization*, 7(3):16:1–16:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kondguli:2018:CME

[KH18] Sushant Kondguli and Michael Huang. A case for a more effective, power-efficient turbo boosting. *ACM Transactions on Architecture and Code Optimization*, 15(1):5:1–5:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kerschbaumer:2013:IFT

[KHL+13] Christoph Kerschbaumer, Eric Hennigan, Per Larsen, Stefan Brunthaler, and Michael Franz. Information flow tracking meets just-in-time compilation. *ACM Transactions on Architecture and Code Optimization*, 10(4):38:1–38:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kim:2018:CEC

[KHN+18] Hyojong Kim, Ramyad Hadidi, Lifeng Nai, Hyesoon Kim, Nuwan Jayasena, Yasuko Eckert, Onur Kayiran, and Gabriel Loh. CODA: Enabling colocation of computation and data for multiple GPU systems. *ACM Transactions on Architecture and Code Optimization*, 15(3):32:1–32:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3232521\&ftid=2001290\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Kaitoua:2014:HED

[KHS+14] Abdulrahman Kaitoua, Hazem Hajj, Mazen A. R. Saghir, Hassan Artail, Haitham Akkary, Mariette Awad, Mageda Sharafeddine, and Khaleel Mershad. Hadoop extensions for distributed computing on reconfigurable active SSD clusters. *ACM Transactions on Architecture and Code Optimization*, 11(2):22:1–22:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kulkarni:2005:FES

[KHW+05] Prasad A. Kulkarni, Stephen R.

Hines, David B. Whalley, Jason D. Hiser, Jack W. Davidson, and Douglas L. Jones. Fast and efficient searches for effective optimization-phase sequences. *ACM Transactions on Architecture and Code Optimization*, 2(2):165–198, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kanuparthi:2015:RIC

[KK15] Arun Kanuparthi and Ramesh Karri. Reliable integrity checking in multicore processors. *ACM Transactions on Architecture and Code Optimization*, 12(2):10:1–10:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kurt:2016:UAS

[KKAR16] Mehmet Can Kurt, Sriram Krishnamoorthy, Gagan Agrawal, and Bin Ren. User-assisted store recycling for dynamic task graph schedulers. *ACM Transactions on Architecture and Code Optimization*, 13 (4):55:1–55:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kawahito:2013:IRF

[KKM+13] Motohiro Kawahito, Hideaki Komatsu, Takao Moriyama, Hiroshi Inoue, and Toshio Nakatani. Idiom recognition framework using topological embedding. *ACM Transactions on Architecture and Code Optimization*, 10(3):13:1–13:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Karimi:2015:MMA

[KKW+15] Naghmeh Karimi, Arun Karthik Kanuparthi, Xueyang Wang, Ozgur Sinanoglu, and Ramesh Karri. MAGIC: Malicious aging in circuits/cores. *ACM Transactions on Architecture and Code Optimization*, 12(1): 5:1–5:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kronawitter:2019:PSS

[KL19] Stefan Kronawitter and Christian Lengauer. Polyhedral search space exploration in the ExaStencils code generator. *ACM Transactions on Architecture and Code Optimization*, 15(4):40:1–40:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3274653\&ftid=2014781\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Kim:2012:IPN

[KLMP12] Yongjoo Kim, Jongeun Lee, Toan X. Mai, and Yunheung Paek. Improving performance of nested loops on reconfigurable array processors. *ACM Transactions on Architecture and Code Optimization*, 8(4): 32:1–32:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kumar:2014:EPG

[KMG14] Rakesh Kumar, Alejandro Martínez, and Antonio González. Efficient power gating of SIMD accelerators through dynamic selective devectorization in an HW/SW codesigned environment. *ACM Transactions on Architecture and Code Optimization*, 11(3):25:1–25:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kicherer:2012:SPA

[KNBK12] Mario Kicherer, Fabian Nowak, Rainer Buchty, and Wolfgang Karl. Seamlessly portable applications: Managing the diversity of modern heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 8(4):42:1–42:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kanakagiri:2017:MMD

[KPM17] Raghavendra Kanakagiri, Biswabandan Panda, and Madhu Mutyam. MBZip: Multiblock data compression. *ACM Transactions on Architecture and Code Optimization*, 14(4):42:1–42:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kong:2015:CRF

[KPP+15] Martin Kong, Antoniu Pop, Louis-Noël Pouchet, R. Govindarajan, Albert Cohen, and P. Sadayappan. Compiler/runtime framework for dynamic dataflow parallelization of tiled programs. *ACM Transactions on Architecture and Code Optimization*, 11(4):61:1–61:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kiani:2019:ECP

[KR19] Mohsen Kiani and Amir Rajabzadeh. Efficient cache performance modeling in GPUs using reuse distance analysis. *ACM Transactions on Architecture and Code Optimization*, 15(4):58:1–58:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Koukos:2016:BHU

[KRHK16] Konstantinos Koukos, Alberto Ros, Erik Hagersten, and Stefanos Kaxiras. Building heterogeneous Unified Virtual Memories (UVMs) without the overhead. *ACM Transactions on Architecture and Code Optimization*, 13(1):1:1–1:22, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kleanthous:2011:CMD

[KS11] Marios Kleanthous and Yiannakis Sazeides. CATCH: a mechanism for dynamically detecting cache-content-duplication in instruction caches. *ACM Transactions on Architecture and Code Opti-*

mization, 8(3):11:1–11:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kalayappan:2016:FRT

[KS16] Rajshekar Kalayappan and Smruti R. Sarangi. FluidCheck: a redundant threading-based approach for reliable execution in manycore processors. *ACM Transactions on Architecture and Code Optimization*, 12(4): 55:1–55:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kafshdooz:2016:CTO

[KTAE16] Morteza Mohajjel Kafshdooz, Mohammadkazem Taram, Sepehr Assadi, and Alireza Ejlali. A compile-time optimization method for WCET reduction in real-time embedded systems through block formation. *ACM Transactions on Architecture and Code Optimization*, 12(4): 66:1–66:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Koh:2009:TPV

[KWCL09] Cheng-Kok Koh, Weng-Fai Wong, Yiran Chen, and Hai Li. Tolerating process variations in large, set-associative caches: The buddy cache. *ACM Transactions on Architecture and Code Optimization*, 6(2):8:1–8:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kotzmann:2008:DJH

[KWM+08] Thomas Kotzmann, Christian Wimmer, Hanspeter Mössenböck, Thomas Rodriguez, Kenneth Russell, and David Cox. Design of the Java HotSpot^{TM} client compiler for Java 6. *ACM Transactions on Architecture and Code Optimization*, 5(1):7:1–7:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kulkarni:2009:PEO

[KWTD09] Prasad A. Kulkarni, David B. Whalley, Gary S. Tyson, and Jack W. Davidson. Practical exhaustive optimization phase order exploration and evaluation. *ACM Transactions on Architecture and Code Optimization*, 6(1):1:1–1:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lucas:2015:SSS

[LAAMJ15] Jan Lucas, Michael Andersch, Mauricio Alvarez-Mesa, and Ben Juurlink. Spatiotemporal SIMT and scalarization for improving GPU efficiency. *ACM Transactions on Architecture and Code Optimization*, 12(3): 32:1–32:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Leverich:2008:CEM

[LAS+08] Jacob Leverich, Hideho Arakida, Alex Solomatnikov, Amin

Firoozshahian, Mark Horowitz, and Christos Kozyrakis. Comparative evaluation of memory models for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 5(3):12:1–12:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2013:MFM

[LAS+13] Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. The McPAT framework for multicore and manycore architectures: Simultaneously modeling power, area, and timing. *ACM Transactions on Architecture and Code Optimization*, 10(1):5:1–5:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2010:AIC

[LB10] Benjamin C. Lee and David Brooks. Applied inference: Case studies in microarchitectural design. *ACM Transactions on Architecture and Code Optimization*, 7(2):8:1–8:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2005:ABT

[LBJ05] Tao Li, Ravi Bhargava, and Lizy Kurian John. Adapting branch-target buffer to improve the target predictability of Java code. *ACM Transactions on Architecture and Code Optimization*, 2(2):109–130, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lustig:2013:TIC

[LBM13] Daniel Lustig, Abhishek Bhattacharjee, and Margaret Martonosi. TLB improvements for chip multiprocessors: Inter-core cooperative prefetchers and shared last-level TLBs. *ACM Transactions on Architecture and Code Optimization*, 10(1):2:1–2:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Leather:2014:AFG

[LBO14] Hugh Leather, Edwin Bonilla, and Michael O'boyle. Automatic feature generation for machine learning–based optimising compilation. *ACM Transactions on Architecture and Code Optimization*, 11(1):14:1–14:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2011:DDE

[LCC11] Hyunjin Lee, Sangyeun Cho, and Bruce R. Childers. DEFCAM: a design and evaluation framework for defect-tolerant cache memories. *ACM Transactions on Architecture and Code Optimization*, 8(3):17:1–17:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lin:2004:CFS

[LCH+04] Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai, and Sun Chan. A compiler framework for speculative optimizations. *ACM Transactions on Architecture and Code Optimization*, 1(3):247–271, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2014:BBS

[LCL+14] Lei Liu, Zehan Cui, Yong Li, Yungang Bao, Mingyu Chen, and Chengyong Wu. BPM/BPM+: Software-based dynamic memory partitioning mechanisms for mitigating DRAM bank-/channel-level interferences in multicore systems. *ACM Transactions on Architecture and Code Optimization*, 11(1):5:1–5:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2019:SLS

[LCS+19] Matthew Kay Fei Lee, Yingnan Cui, Thannirmalai Somu, Tao Luo, Jun Zhou, Wai Teng Tang, Weng-Fai Wong, and Rick Siow Mong Goh. A system-level simulator for RRAM-based neuromorphic computing chips. *ACM Transactions on Architecture and Code Optimization*, 15(4):64:1–64:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Litz:2015:ECA

[LDC15] Heiner Litz, Ricardo J. Dias, and David R. Cheriton. Efficient correction of anomalies in snapshot isolation transactions. *ACM Transactions on Architecture and Code Optimization*, 11(4):65:1–65:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lei:2013:VCI

[LDG+13] Yuanwu Lei, Yong Dou, Lei Guo, Jinbo Xu, Jie Zhou, Yazhuo Dong, and Hongjian Li. VLIW coprocessor for IEEE-754 quadruple-precision elementary functions. *ACM Transactions on Architecture and Code Optimization*, 10(3):12:1–12:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2016:ACS

[Lee16] Byeongcheol Lee. Adaptive correction of sampling bias in dynamic call graphs. *ACM Transactions on Architecture and Code Optimization*, 12(4):45:1–45:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lutz:2013:PAF

[LFC13] Thibaut Lutz, Christian Fensch, and Murray Cole. PARTANS: an autotuning framework for stencil computation on multi-GPU systems. *ACM Transactions on Architecture*

and Code Optimization, 9(4): 59:1–59:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2009:CDS

[LFX09] Lian Li, Hui Feng, and Jingling Xue. Compiler-directed scratchpad memory management via graph coloring. *ACM Transactions on Architecture and Code Optimization*, 6(3): 9:1–9:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2007:CCE

[LGAZ07] Xiaodong Li, Ritu Gupta, Sarita V. Adve, and Yuanyuan Zhou. Cross-component energy management: Joint adaptation of processor and memory. *ACM Transactions on Architecture and Code Optimization*, 4(3):14:1–14:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2016:SML

[LGP+16] Donghyuk Lee, Saugata Ghose, Gennady Pekhimenko, Samira Khan, and Onur Mutlu. Simultaneous multi-layer access: Improving 3D-stacked memory bandwidth at low cost. *ACM Transactions on Architecture and Code Optimization*, 12(4): 63:1–63:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2017:LLO

[LHC+17] Pengcheng Li, Xiaoyu Hu, Dong Chen, Jacob Brock, Hao Luo, Eddy Z. Zhang, and Chen Ding. LD: Low-overhead GPU race detection without access monitoring. *ACM Transactions on Architecture and Code Optimization*, 14(1):9:1–9:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2019:ESA

[LHW+19] Yu-Ping Liu, Ding-Yong Hong, Jan-Jan Wu, Sheng-Yu Fu, and Wei-Chung Hsu. Exploiting SIMD asymmetry in ARM-to-x86 dynamic binary translation. *ACM Transactions on Architecture and Code Optimization*, 16(1):2:1–2:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3301488\&ftid=2040990\&dwn=1\&CFID=115464021\&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED`.

Lyons:2012:ASS

[LHWB12] Michael J. Lyons, Mark Hempstead, Gu-Yeon Wei, and David Brooks. The accelerator store: a shared memory framework for accelerator-based systems. *ACM Transactions on Architecture and Code Optimization*, 8(4):48:1–48:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lin:2006:RCG

[LHY+06] Jin Lin, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, and Tin-Fook Ngai. Recovery code generation for general speculative optimizations. *ACM Transactions on Architecture and Code Optimization*, 3(1):67–89, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luo:2013:DIH

[LHZ13] Yangchun Luo, Wei-Chung Hsu, and Antonia Zhai. The design and implementation of heterogeneous multicore systems for energy-efficient speculative thread execution. *ACM Transactions on Architecture and Code Optimization*, 10 (4):26:1–26:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lira:2012:MPA

[LJMG12] Javier Lira, Timothy M. Jones, Carlos Molina, and Antonio González. The migration prefetcher: Anticipating data promotion in dynamic NUCA caches. *ACM Transactions on Architecture and Code Optimization*, 8(4):45:1–45:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2013:DCD

[LKL+13] Jongwon Lee, Yohan Ko, Kyoungwoo Lee, Jonghee M. Youn, and Yunheung Paek. Dynamic code duplication with vulnerability awareness for soft error detection on VLIW architectures. *ACM Transactions on Architecture and Code Optimization*, 9(4):48:1–48:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2012:WPW

[LKV12] Jaekyu Lee, Hyesoon Kim, and Richard Vuduc. When prefetching works, when it doesn't, and why. *ACM Transactions on Architecture and Code Optimization*, 9(1):2:1–2:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2017:DBT

[LLRC17] Dongwoo Lee, Sangheon Lee, Soojung Ryu, and Kiyoung Choi. Dirty-block tracking in a direct-mapped DRAM cache with self-balancing dispatch. *ACM Transactions on Architecture and Code Optimization*, 14(2):11:1–11:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2005:PPC

[LM05] Jian Li and José F. Martínez. Power-performance considerations of parallel computing on chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 2(4): 397–422, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2016:SEA

[LMA+16] Qixiao Liu, Miquel Moreto, Jaume Abella, Francisco J. Cazorla, Daniel A. Jimenez, and Mateo Valero. Sensible energy accounting with abstract metering for multicore systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):60:1–60:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luque:2013:FCT

[LMCV13] Carlos Luque, Miquel Moreto, Francisco J. Cazorla, and Mateo Valero. Fair CPU time accounting in CMP+SMT processors. *ACM Transactions on Architecture and Code Optimization*, 9(4):50:1–50:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2013:PTL

[LMJ13a] Yong Li, Rami Melhem, and Alex K. Jones. PS-TLB: Leveraging page classification information for fast, scalable and efficient translation for future CMPs. *ACM Transactions on Architecture and Code Optimization*, 9(4):28:1–28:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2013:HSA

[LMJ+13b] Qixiao Liu, Miquel Moreto, Victor Jimenez, Jaume Abella, Francisco J. Cazorla, and Mateo Valero. Hardware support for accurate per-task energy metering in multicore systems. *ACM Transactions on Architecture and Code Optimization*, 10(4):34:1–34:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Long:2008:TMM

[LMMM08] Jieyi Long, Seda Ogrenci Memik, Gokhan Memik, and Rajarshi Mukherjee. Thermal monitoring mechanisms for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 5(2): 9:1–9:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2018:IEE

[LMSE18] Hochan Lee, Mansureh S. Moghaddam, Dongkwan Suh, and Bernhard Egger. Improving energy efficiency of coarse-grain reconfigurable arrays through modulo schedule compression/decompression. *ACM Transactions on Architecture and Code Optimization*, 15(1): 1:1–1:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lin:2018:GPV

[LMZ18] Zhen Lin, Michael Mantor, and Huiyang Zhou. GPU performance vs. thread-level parallelism: Scalability analysis and a novel way to improve TLP.

ACM Transactions on Architecture and Code Optimization, 15(1):15:1–15:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2013:TLS

[LNLK13] Junghee Lee, Chrysostomos Nicopoulos, Hyung Gyu Lee, and Jongman Kim. TornadoNoC: a lightweight and scalable on-chip network architecture for the many-core era. *ACM Transactions on Architecture and Code Optimization*, 10(4):56:1–56:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lim:2017:TEP

[LP17] Hongyeol Lim and Giho Park. Triple Engine Processor (TEP): a heterogeneous near-memory processor for diverse kernel operations. *ACM Transactions on Architecture and Code Optimization*, 14(4):49:1–49:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2012:DQM

[LPZI12] Bin Li, Li-Shiuan Peh, Li Zhao, and Ravi Iyer. Dynamic QoS management for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 9(3):17:1–17:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lotfi:2015:AAC

[LRBG15] Atieh Lotfi, Abbas Rahimi, Luca Benini, and Rajesh K. Gupta. Aging-aware compilation for GP-GPUs. *ACM Transactions on Architecture and Code Optimization*, 12(2):24:1–24:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2010:UBI

[LS10] Fang Liu and Yan Solihin. Understanding the behavior and implications of context switch misses. *ACM Transactions on Architecture and Code Optimization*, 7(4):21:1–21:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lin:2015:SSE

[LSC+15] Chung-Hsiang Lin, De-Yu Shen, Yi-Jung Chen, Chia-Lin Yang, and Cheng-Yuan Michael Wang. SECRET: a selective error correction framework for refresh energy reduction in DRAMs. *ACM Transactions on Architecture and Code Optimization*, 12(2):19:1–19:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2013:APF

[LT13] Sanghoon Lee and James Tuck. Automatic parallelization of fine-grained metafunctions on a chip multiprocessor. *ACM Transactions on Architecture*

and Code Optimization, 10 (4):30:1–30:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lewis:2012:REC

[LTG12] Adam Wade Lewis, Nian-Feng Tzeng, and Soumik Ghosh. Runtime energy consumption estimation for server workloads based on chaotic time-series approximation. *ACM Transactions on Architecture and Code Optimization*, 9(3):15:1–15:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liao:2016:DPM

[LTX16] Jianwei Liao, François Trahay, and Guoqiang Xiao. Dynamic process migration based on block access patterns occurring in storage servers. *ACM Transactions on Architecture and Code Optimization*, 13(2): 20:1–20:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luporini:2015:CLO

[LVR+15] Fabio Luporini, Ana Lucia Varbanescu, Florian Rathgeber, Gheorghe-Teodor Bercea, J. Ramanujam, David A. Ham, and Paul H. J. Kelly. Cross-loop optimization of arithmetic intensity for finite element local assembly. *ACM Transactions on Architecture and Code Optimization*, 11(4):57:1–57:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2016:MAP

[LWF+16] Zheng Li, Fang Wang, Dan Feng, Yu Hua, Jingning Liu, and Wei Tong. MaxPB: Accelerating PCM write by maximizing the power budget utilization. *ACM Transactions on Architecture and Code Optimization*, 13(4):46:1–46:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2011:EEM

[LWH11] Jianjun Li, Chenggang Wu, and Wei-Chung Hsu. Efficient and effective misaligned data access handling in a dynamic binary translation system. *ACM Transactions on Architecture and Code Optimization*, 8(2):7:1–7:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lin:2018:GTD

[LWL18] Huanxin Lin, Cho-Li Wang, and Hongyuan Liu. On-GPU thread-data remapping for branch divergence reduction. *ACM Transactions on Architecture and Code Optimization*, 15(3):39:1–39:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lankes:2012:BSP

[LWWH12] Andreas Lankes, Thomas Wild, Stefan Wallentowitz, and An-

dreas Herkersdorf. Benefits of selective packet discard in networks-on-chip. *ACM Transactions on Architecture and Code Optimization*, 9(2):12:1–12:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lu:2016:AFB

[LY16] Zhonghai Lu and Yuan Yao. Aggregate flow-based performance fairness in CMPs. *ACM Transactions on Architecture and Code Optimization*, 13 (4):53:1–53:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2016:TAA

[LYH16] Peng Liu, Jiyang Yu, and Michael C. Huang. Thread-aware adaptive prefetcher on multicore systems: Improving the performance for multithreaded workloads. *ACM Transactions on Architecture and Code Optimization*, 13(1): 13:1–13:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2015:NMD

[LYK+15] Do-Heon Lee, Su-Kyung Yoon, Jung-Geun Kim, Charles C. Weems, and Shin-Dug Kim. A new memory-disk integrated system with HW optimizer. *ACM Transactions on Architecture and Code Optimization*, 12(2):11:1–11:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luo:2007:CNP

[LYYB07] Yan Luo, Jia Yu, Jun Yang, and Laxmi N. Bhuyan. Conserving network processor power consumption by exploiting traffic variability. *ACM Transactions on Architecture and Code Optimization*, 4(1): 4:1–4:26, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luo:2012:DDS

[LZ12] Yangchun Luo and Antonia Zhai. Dynamically dispatching speculative threads to improve sequential execution. *ACM Transactions on Architecture and Code Optimization*, 9(3): 13:1–13:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2013:CCC

[LZL+13] Yong Li, Yaojun Zhang, Hai LI, Yiran Chen, and Alex K. Jones. C1C: a configurable, compiler-guided STT-RAM L1 cache. *ACM Transactions on Architecture and Code Optimization*, 10(4):52:1–52:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2009:TUC

[LZYZ09] Weijia Li, Youtao Zhang, Jun Yang, and Jiang Zheng. Towards update-conscious compilation for energy-efficient code dissemination in WSNs. *ACM Transactions on Architecture*

and Code Optimization, 6(4): 14:1–14:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mehrara:2008:ESP

[MA08] Mojtaba Mehrara and Todd Austin. Exploiting selective placement for low-cost memory protection. *ACM Transactions on Architecture and Code Optimization*, 5(3):14:1–14:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mohammadi:2017:COE

[MAD17] Milad Mohammadi, Tor M. Aamodt, and William J. Dally. CG-OoO: Energy-efficient coarse-grain out-of-order execution near in-order energy with near out-of-order performance. *ACM Transactions on Architecture and Code Optimization*, 14(4):39:1–39:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mysore:2008:FIP

[MAN+08] Shashidhar Mysore, Banit Agrawal, Rodolfo Neuber, Timothy Sherwood, Nisheeth Shrivastava, and Subhash Suri. Formulating and implementing profiling over adaptive ranges. *ACM Transactions on Architecture and Code Optimization*, 5(1):2:1–2:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Malits:2012:ELG

[MBKM12] Roman Malits, Evgeny Bolotin, Avinoam Kolodny, and Avi Mendelson. Exploring the limits of GPGPU scheduling in control flow bound applications. *ACM Transactions on Architecture and Code Optimization*, 8(4):29:1–29:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mehta:2013:TSS

[MBY13] Sanyam Mehta, Gautham Beeraka, and Pen-Chung Yew. Tile size selection revisited. *ACM Transactions on Architecture and Code Optimization*, 10(4):35:1–35:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Majumdar:2012:MPE

[MCB+12] Abhinandan Majumdar, Srihari Cadambi, Michela Becchi, Srimat T. Chakradhar, and Hans Peter Graf. A massively parallel, energy efficient programmable accelerator for learning and classification. *ACM Transactions on Architecture and Code Optimization*, 9(1):6:1–6:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Matheou:2015:ASD

[ME15] George Matheou and Paraskevas Evripidou. Architectural support for data-driven execution.

ACM Transactions on Architecture and Code Optimization, 11(4):52:1–52:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Matheou:2017:DDC

[ME17] George Matheou and Paraskevas Evripidou. Data-driven concurrency for high performance computing. *ACM Transactions on Architecture and Code Optimization*, 14(4):53:1–53:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mccandless:2012:CTI

[MG12] Jason Mccandless and David Gregg. Compiler techniques to improve dynamic branch prediction for indirect jump and call instructions. *ACM Transactions on Architecture and Code Optimization*, 8(4):24:1–24:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Malik:2013:OSG

[MG13] Avinash Malik and David Gregg. Orchestrating stream graphs using model checking. *ACM Transactions on Architecture and Code Optimization*, 10(3):19:1–19:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mendonca:2017:DAA

[MGA+17] Gleison Mendonça, Breno Guimarães, Péricles Alves, Márcio Pereira, Guido Araújo, and Fernando Magno Quintão Pereira. DawnCC: Automatic annotation for data parallelism and offloading. *ACM Transactions on Architecture and Code Optimization*, 14(2):13:1–13:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Martinsen:2015:EPT

[MGI15] Jan Kasper Martinsen, Håkan Grahn, and Anders Isberg. The effects of parameter tuning in software thread-level speculation in JavaScript engines. *ACM Transactions on Architecture and Code Optimization*, 11(4):46:1–46:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Muralidharan:2016:DTN

[MGSH16] Saurav Muralidharan, Michael Garland, Albert Sidelnik, and Mary Hall. Designing a tunable nested data-parallel programming system. *ACM Transactions on Architecture and Code Optimization*, 13(4):47:1–47:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Michaud:2016:SMF

[Mic16] Pierre Michaud. Some mathematical facts about optimal

cache replacement. *ACM Transactions on Architecture and Code Optimization*, 13 (4):50:1–50:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Michaud:2018:ATL

[Mic18] Pierre Michaud. An alternative TAGE-like conditional branch predictor. *ACM Transactions on Architecture and Code Optimization*, 15(3):30:1–30:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3226098\&ftid=2001285\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Melot:2015:FCS

[MKKE15] Nicolas Melot, Christoph Kessler, Jörg Keller, and Patrick Eitschberger. Fast crown scheduling heuristics for energy-efficient mapping and scaling of moldable streaming tasks on manycore systems. *ACM Transactions on Architecture and Code Optimization*, 11(4):62:1–62:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Marathe:2006:ACC

[MMdS06] Jaydeep Marathe, Frank Mueller, and Bronis R. de Supinski. Analysis of cache-coherence bottlenecks with hybrid hardware/software techniques. *ACM Transactions on Architecture and Code Optimization*, 3(4):390–423, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Michaud:2015:RCM

[MMS15] Pierre Michaud, Andrea Mondelli, and André Seznec. Revisiting clustered microarchitecture for future superscalar cores: a case for wide issue clusters. *ACM Transactions on Architecture and Code Optimization*, 12(3):28:1–28:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mazloom:2012:DTI

[MMT+12] Bita Mazloom, Shashidhar Mysore, Mohit Tiwari, Banit Agrawal, and Tim Sherwood. Dataflow tomography: Information flow tracking for understanding and visualizing full systems. *ACM Transactions on Architecture and Code Optimization*, 9(1):3:1–3:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Martins:2016:CBS

[MNC+16] Luiz G. A. Martins, Ricardo Nobre, João M. P. Cardoso, Alexandre C. B. Delbem, and Eduardo Marques. Clustering-based selection for the exploration of compiler optimization sequences. *ACM Transactions on Architecture and Code Optimization*, 13(1):8:1–8:??, April

2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mcpherson:2016:FPL

[MNSC16] Andrew J. Mcpherson, Vijay Nagarajan, Susmit Sarkar, and Marcelo Cintra. Fence placement for legacy data-race-free programs via synchronization read detection. *ACM Transactions on Architecture and Code Optimization*, 12(4):46:1–46:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mattheakis:2013:SRM

[MP13] Pavlos M. Mattheakis and Ioannis Papaefstathiou. Significantly reducing MPI intercommunication latency and power overhead in both embedded and HPC systems. *ACM Transactions on Architecture and Code Optimization*, 9(4): 51:1–51:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Manivannan:2018:GDB

[MPPS18] Madhavan Manivannan, Miquel Pericás, Vassilis Papaefstathiou, and Per Stenström. Global dead-block management for task-parallel programs. *ACM Transactions on Architecture and Code Optimization*, 15(3):33:1–33:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3234337\&ftid=2001291\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Mukhanov:2017:AFG

[MPW+17] Lev Mukhanov, Pavlos Petoumenos, Zheng Wang, Nikos Parasyris, Dimitrios S. Nikolopoulos, Bronis R. De Supinski, and Hugh Leather. ALEA: a fine-grained energy profiling tool. *ACM Transactions on Architecture and Code Optimization*, 14(1): 1:1–1:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Michaud:2007:STM

[MSF+07] Pierre Michaud, André Seznec, Damien Fetis, Yiannakis Sazeides, and Theofanis Constantinou. A study of thread migration in temperature-constrained multicores. *ACM Transactions on Architecture and Code Optimization*, 4(2): 9:1–9:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Meng:2005:ELL

[MSK05] Yan Meng, Timothy Sherwood, and Ryan Kastner. Exploring the limits of leakage power reduction in caches. *ACM Transactions on Architecture and Code Optimization*, 2(3): 221–246, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mbakoyiannis:2018:EPC

[MTK18] Dimitrios Mbakoyiannis, Othon Tomoutzoglou, and George Kornaros. Energy-performance considerations for data offloading to FPGA-based accelerators over PCIe. *ACM Transactions on Architecture and Code Optimization*, 15(1):14:1–14:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mammadli:2019:AGD

[MWJ19] Rahim Mammadli, Felix Wolf, and Ali Jannesari. The art of getting deep neural networks in shape. *ACM Transactions on Architecture and Code Optimization*, 15(4):62:1–62:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mehta:2016:VL

[MY16] Sanyam Mehta and Pen-Chung Yew. Variable liberalization. *ACM Transactions on Architecture and Code Optimization*, 13(3):23:1–23:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Morad:2015:GSP

[MYG15] Amir Morad, Leonid Yavits, and Ran Ginosar. GP–SIMD processing-in-memory. *ACM Transactions on Architecture and Code Optimization*, 11(4): 53:1–53:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Morad:2016:RGS

[MYKG16] Amir Morad, Leonid Yavits, Shahar Kvatinsky, and Ran Ginosar. Resistive GP-SIMD processing-in-memory. *ACM Transactions on Architecture and Code Optimization*, 12(4): 57:1–57:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nasre:2013:TSE

[Nas13] Rupesh Nasre. Time- and space-efficient flow-sensitive points-to analysis. *ACM Transactions on Architecture and Code Optimization*, 10(4):39:1–39:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nandivada:2013:IBA

[NB13] V. Krishna Nandivada and Rajkishore Barik. Improved bitwidth-aware variable packing. *ACM Transactions on Architecture and Code Optimization*, 10(3):16:1–16:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nugteren:2015:BAS

[NC15] Cedric Nugteren and Henk Corporaal. Bones: an automatic skeleton-based C-to-CUDA compiler for GPUs. *ACM Transactions on Architecture and Code Optimization*, 11(4):35:1–35:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nugteren:2013:ASC

[NCC13] Cedric Nugteren, Pieter Custers, and Henk Corporaal. Algorithmic species: a classification of affine loop nests for parallel programming. *ACM Transactions on Architecture and Code Optimization*, 9(4):40:1–40:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Neill:2017:FAM

[NDP17] Richard Neill, Andi Drebes, and Antoniu Pop. Fuse: Accurate multiplexing of hardware performance counters across executions. *ACM Transactions on Architecture and Code Optimization*, 14(4):43:1–43:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nuzman:2013:JTC

[NED+13] Dorit Nuzman, Revital Eres, Sergei Dyshel, Marcel Zalmanovici, and Jose Castanos. JIT technology with C/C++: Feedback-directed dynamic recompilation for statically compiled languages. *ACM Transactions on Architecture and Code Optimization*, 10(4):59:1–59:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Na:2016:JPC

[NKH16] Yeoul Na, Seon Wook Kim, and Youngsun Han. JavaScript parallelizing compiler for exploiting parallelism from data-parallel HTML5 applications. *ACM Transactions on Architecture and Code Optimization*, 12(4):64:1–64:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nagpurkar:2006:ERP

[NMKS06] Priya Nagpurkar, Hussam Mousa, Chandra Krintz, and Timothy Sherwood. Efficient remote profiling for resource-constrained devices. *ACM Transactions on Architecture and Code Optimization*, 3(1): 35–66, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nair:2016:CEP

[NRQ16a] Prashant J. Nair, David A. Roberts, and Moinuddin K. Qureshi. Citadel: Efficiently protecting stacked memory from TSV and large granularity failures. *ACM Transactions on Architecture and Code Optimization*, 12(4):49:1–49:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nair:2016:FFC

[NRQ16b] Prashant J. Nair, David A. Roberts, and Moinuddin K. Qureshi. FaultSim: a fast, configurable memory-reliability simulator for conventional and 3D-stacked systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):

44:1–44:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Negi:2013:SCF

[NTG13] Anurag Negi and Ruben Titos-Gil. SCIN-cache: Fast speculative versioning in multithreaded cores. *ACM Transactions on Architecture and Code Optimization*, 9(4):58:1–58:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Natarajan:2015:LTE

[NZ15] Ragavendra Natarajan and Antonia Zhai. Leveraging transactional execution for memory consistency model emulation. *ACM Transactions on Architecture and Code Optimization*, 12(3):29:1–29:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Orosa:2012:FIF

[OAB12] Lois Orosa, Elisardo Antelo, and Javier D. Bruguera. FlexSig: Implementing flexible hardware signatures. *ACM Transactions on Architecture and Code Optimization*, 8(4): 30:1–30:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Orosa:2019:AAF

[OAM19] Lois Orosa, Rodolfo Azevedo, and Onur Mutlu. AVPP: Address-first value-next predictor with value prefetching for improving the efficiency of load value prediction. *ACM Transactions on Architecture and Code Optimization*, 15(4):49:1–49:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Orozco:2012:THT

[OGK+12] Daniel Orozco, Elkin Garcia, Rishi Khan, Kelly Livingston, and Guang R. Gao. Toward high-throughput algorithms on many-core architectures. *ACM Transactions on Architecture and Code Optimization*, 8(4): 49:1–49:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Olson:2018:CLM

[OTR+18] Matthew Benjamin Olson, Joseph T. Teague, Divyani Rao, Michael R. JANTZ, Kshitij A. Doshi, and Prasad A. Kulkarni. Cross-layer memory management to improve DRAM energy efficiency. *ACM Transactions on Architecture and Code Optimization*, 15(2): 20:1–20:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pananilath:2015:OCG

[PAVB15] Irshad Pananilath, Aravind Acharya, Vinay Vasista, and Uday Bondhugula. An optimizing code generator for a class of lattice-Boltzmann computations. *ACM Transactions on Architecture and Code Optimization*, 12(2):14:1–14:??,

July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Panda:2015:CUD

[PB15] Biswabandan Panda and Shankar Balachandran. CAFFEINE: a utility-driven prefetcher aggressiveness engine for multicores. *ACM Transactions on Architecture and Code Optimization*, 12(3):30:1–30:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pu:2017:PHS

[PBY+17] Jing Pu, Steven Bell, Xuan Yang, Jeff Setter, Stephen Richardson, Jonathan Ragan-Kelley, and Mark Horowitz. Programming heterogeneous systems from an image processing DSL. *ACM Transactions on Architecture and Code Optimization*, 14(3):26:1–26:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pop:2013:OED

[PC13] Antoniu Pop and Albert Cohen. OpenStream: Expressiveness and data-flow compilation of OpenMP streaming programs. *ACM Transactions on Architecture and Code Optimization*, 9(4):53:1–53:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Park:2016:CJP

[PCM16] Hyukwoo Park, Myungsu Cha, and Soo-Mook Moon. Concurrent JavaScript parsing for faster loading of Web apps. *ACM Transactions on Architecture and Code Optimization*, 13(4):41:1–41:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Patsilaras:2012:EEM

[PCT12] George Patsilaras, Niket K. Choudhary, and James Tuck. Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era. *ACM Transactions on Architecture and Code Optimization*, 8(4):28:1–28:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Peterson:2017:TCT

[PD17] Christina Peterson and Damian Dechev. A transactional correctness tool for abstract data types. *ACM Transactions on Architecture and Code Optimization*, 14(4):37:1–37:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pericas:2018:EPA

[Per18] Miquel Pericàs. Elastic Places: an adaptive resource manager for scalable and portable performance. *ACM Transactions on Architecture and Code*

Optimization, 15(2):19:1–19:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Patil:2017:HHA

[PG17] Adarsh Patil and Ramaswamy Govindarajan. HAShCache: Heterogeneity-aware shared DRAMCache for integrated heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 14 (4):51:1–51:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pusukuri:2012:TTD

[PGB12] Kishore Kumar Pusukuri, Rajiv Gupta, and Laxmi N. Bhuyan. Thread tranquilizer: Dynamically reducing performance variation. *ACM Transactions on Architecture and Code Optimization*, 8(4):46:1–46:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pusukuri:2013:AFC

[PGB13] Kishore Kumar Pusukuri, Rajiv Gupta, and Laxmi N. Bhuyan. ADAPT: a framework for coscheduling multithreaded programs. *ACM Transactions on Architecture and Code Optimization*, 9(4):45:1–45:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pusukuri:2016:TEL

[PGB16] Kishore Kumar Pusukuri, Rajiv Gupta, and Laxmi N. Bhuyan. Tumbler: an effective load-balancing technique for multi-CPU multicore systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):36:1–36:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Proy:2017:CAL

[PHBC17] Julien Proy, Karine Heydemann, Alexandre Berzati, and Albert Cohen. Compiler-assisted loop hardening against fault attacks. *ACM Transactions on Architecture and Code Optimization*, 14(4):36:1–36:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Purnaprajna:2012:MWI

[PI12] Madhura Purnaprajna and Paolo Ienne. Making wide-issue VLIW processors viable on FPGAs. *ACM Transactions on Architecture and Code Optimization*, 8(4):33:1–33:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Purini:2013:FGO

[PJ13] Suresh Purini and Lakshya Jain. Finding good optimization sequences covering program space. *ACM Transactions on Architecture and Code*

Optimization, 9(4):56:1–56:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pradelle:2012:PPB

[PKC12] Benoit Pradelle, Alain Ketterlin, and Philippe Clauss. Polyhedral parallelization of binary code. *ACM Transactions on Architecture and Code Optimization*, 8(4):39:1–39:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Park:2019:ROC

[PKPM19] Hyukwoo Park, Sungkook Kim, Jung-Geun Park, and Soo-Mook Moon. Reusing the optimized code for JavaScript ahead-of-time compilation. *ACM Transactions on Architecture and Code Optimization*, 15(4): 54:1–54:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pereira:2019:SPS

[PLG19] Fernando Magno Quintão Pereira, Guilherme Vieira Leobas, and Abdoulaye Gamatié. Static prediction of silent stores. *ACM Transactions on Architecture and Code Optimization*, 15(4):44:1–44:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3280848\&ftid=2018229\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Pao:2010:MEP

[PLL10] Derek Pao, Wei Lin, and Bin Liu. A memory-efficient pipelined implementation of the Aho–Corasick string-matching algorithm. *ACM Transactions on Architecture and Code Optimization*, 7(2):10:1–10:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Porter:2015:MMS

[PLT+15] Leo Porter, Michael A. Laurenzano, Ananta Tiwari, Adam Jundt, William A. Ward, Jr., Roy Campbell, and Laura Carrington. Making the most of SMT in HPC: System- and application-level perspectives. *ACM Transactions on Architecture and Code Optimization*, 11(4):59:1–59:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pricopi:2012:BPH

[PM12] Mihai Pricopi and Tulika Mitra. Bahurupi: a polymorphic heterogeneous multi-core architecture. *ACM Transactions on Architecture and Code Optimization*, 8(4):22:1–22:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Palangappa:2017:CCE

[PM17] Poovaiah M. Palangappa and

Kartik Mohanram. CompEx++: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVMs. *ACM Transactions on Architecture and Code Optimization*, 14(1): 10:1–10:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Prisacari:2013:FPS

[PRMH13] Bogdan Prisacari, German Rodriguez, Cyriel Minkenberg, and Torsten Hoefler. Fast pattern-specific routing for fat tree networks. *ACM Transactions on Architecture and Code Optimization*, 10(4):36:1–36:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Premillieu:2012:SSR

[PS12] Nathanael Premillieu and Andre Seznec. SYRANT: SYmmetric Resource Allocation on Not-taken and Taken paths. *ACM Transactions on Architecture and Code Optimization*, 8(4):43:1–43:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Premillieu:2015:EOE

[PS15] Nathanael Prémillieu and André Seznec. Efficient out-of-order execution of guarded ISAs. *ACM Transactions on Architecture and Code Optimization*, 11(4):41:1–41:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Patsilaras:2017:RRD

[PT17] George Patsilaras and James Tuck. ReDirect: Reconfigurable directories for multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 14(4):50:1–50:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Parasyris:2017:SAP

[PVA+17] Konstantinos Parasyris, Vassilis Vassiliadis, Christos D. Antonopoulos, Spyros Lalis, and Nikolaos Bellas. Significance-aware program execution on unreliable hardware. *ACM Transactions on Architecture and Code Optimization*, 14(2): 12:1–12:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pathania:2017:DTM

[PVS+17] Anuj Pathania, Vanchinathan Venkataramani, Muhammad Shafique, Tulika Mitra, and Jörg Henkel. Defragmentation of tasks in many-core architecture. *ACM Transactions on Architecture and Code Optimization*, 14(1):2:1–2:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pirkelbauer:2019:BTF

[PWPD19] Peter Pirkelbauer, Amalee Wilson, Christina Peterson, and

Damian Dechev. Blaze-Tasks: a framework for computing parallel reductions over tasks. *ACM Transactions on Architecture and Code Optimization*, 15(4):66:1–66:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ramashekar:2013:ADA

[RB13] Thejas Ramashekar and Uday Bondhugula. Automatic data allocation and buffer management for multi-GPU machines. *ACM Transactions on Architecture and Code Optimization*, 10(4):60:1–60:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Raghavan:2010:TTP

[RBM10] Arun Raghavan, Colin Blundell, and Milo M. K. Martin. Token tenure and PATCH: a predictive/adaptive token-counting hybrid. *ACM Transactions on Architecture and Code Optimization*, 7(2):6:1–6:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rakvic:2010:TMT

[RCG+10a] R. Rakvic, Q. Cai, J. González, G. Magklis, P. Chaparro, and A. González. Thread-management techniques to maximize efficiency in multi-core and simultaneous multithreaded microprocessors. *ACM Transactions on Architecture and Code Optimization*, 7(2):9:1–9:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Reddi:2010:EVE

[RCG+10b] Vijay Janapa Reddi, Simone Campanoni, Meeta S. Gupta, Michael D. Smith, Gu-Yeon Wei, David Brooks, and Kim Hazelwood. Eliminating voltage emergencies via software-guided code transformations. *ACM Transactions on Architecture and Code Optimization*, 7(2):12:1–12:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Reis:2005:SCF

[RCV+05] George A. Reis, Jonathan Chang, Neil Vachharajani, Ram Rangan, David I. August, and Shubhendu S. Mukherjee. Software-controlled fault tolerance. *ACM Transactions on Architecture and Code Optimization*, 2(4):366–396, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rico:2012:SLS

[RCV+12] Alejandro Rico, Felipe Cabarcas, Carlos Villavieja, Milan Pavlovic, Augusto Vega, Yoav Etsion, Alex Ramirez, and Mateo Valero. On the simulation of large-scale architectures using multiple application abstraction levels. *ACM Transactions on Architecture and Code*

Optimization, 8(4):36:1–36:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rolan:2013:VSC

[RFD13] Dyer Rolán, Basilio B. Fraguela, and Ramón Doallo. Virtually split cache: an efficient mechanism to distribute instructions and data 1. *ACM Transactions on Architecture and Code Optimization*, 10(4):27:1–27:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Radojkovic:2012:EIS

[RGG+12] Petar Radojković, Sylvain Girbal, Arnaud Grasset, Eduardo Quiñones, Sami Yehia, and Francisco J. Cazorla. On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. *ACM Transactions on Architecture and Code Optimization*, 8(4):34:1–34:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Railing:2015:CEG

[RHC15] Brian P. Railing, Eric R. Hein, and Thomas M. Conte. Contech: Efficiently generating dynamic task graphs for arbitrary parallel programs. *ACM Transactions on Architecture and Code Optimization*, 12(2): 25:1–25:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ramachandran:2014:HFR

[RHLA14] Pradeep Ramachandran, Siva Kumar Sastry Hari, Manlap Li, and Sarita V. Adve. Hardware fault recovery for I/O intensive applications. *ACM Transactions on Architecture and Code Optimization*, 11(3):33:1–33:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rashidi:2018:IMP

[RJSA18] Saeed Rashidi, Majid Jalili, and Hamid Sarbazi-Azad. Improving MLC PCM performance through relaxed write and read for intermediate resistance levels. *ACM Transactions on Architecture and Code Optimization*, 15(1):12:1–12:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rubin:2015:MOM

[RLBBN15] Eri Rubin, Ely Levy, Amnon Barak, and Tal Ben-Nun. MAPS: Optimizing massively parallel applications using device-level memory abstraction. *ACM Transactions on Architecture and Code Optimization*, 11(4):44:1–44:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ruan:2013:BTB

[RLS13] Wenjia Ruan, Yujie Liu, and Michael Spear. Boosting timestamp-based transactional

memory by exploiting hardware cycle counters. *ACM Transactions on Architecture and Code Optimization*, 10 (4):40:1–40:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ruan:2015:TRM

[RLS15] Wenjia Ruan, Yujie Liu, and Michael Spear. Transactional read-modify-write without aborts. *ACM Transactions on Architecture and Code Optimization*, 11(4):63:1–63:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ren:2014:POE

[RMA14] Bin Ren, Todd Mytkowicz, and Gagan Agrawal. A portable optimization engine for accelerating irregular data-traversal applications on SIMD architectures. *ACM Transactions on Architecture and Code Optimization*, 11(2):16:1–16:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ryckbosch:2012:VSM

[RPE12] Frederick Ryckbosch, Stijn Polfliet, and Lieven Eeckhout. VSim: Simulating multi-server setups at near native hardware speed. *ACM Transactions on Architecture and Code Optimization*, 8(4):52:1–52:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rochecouste:2006:CCE

[RPS06] Olivier Rochecouste, Gilles Pokam, and André Seznec. A case for a complexity-effective, width-partitioned microarchitecture. *ACM Transactions on Architecture and Code Optimization*, 3(3):295–326, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Roy:2018:NCN

[RSK+18] Probir Roy, Shuaiwen Leon Song, Sriram Krishnamoorthy, Abhinav Vishnu, Dipanjan Sengupta, and Xu Liu. NUMA-Caffe: NUMA-aware deep learning neural networks. *ACM Transactions on Architecture and Code Optimization*, 15(2):24:1–24:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rong:2007:SDS

[RTG+07] Hongbo Rong, Zhizhong Tang, R. Govindarajan, Alban Douillet, and Guang R. Gao. Single-dimension software pipelining for multidimensional loops. *ACM Transactions on Architecture and Code Optimization*, 4(1):7:1–7:44, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rodriguez:2015:VSR

[RTK15] Gabriel Rodríguez, Juan Touriño, and Mahmut T. Kandemir. Volatile STT–RAM scratchpad design and data allocation for

low energy. *ACM Transactions on Architecture and Code Optimization*, 11(4):38:1–38:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rangan:2008:PSD

[RVOA08] Ram Rangan, Neil Vachharajani, Guilherme Ottoni, and David I. August. Performance scalability of decoupled software pipelining. *ACM Transactions on Architecture and Code Optimization*, 5(2):8:1–8:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rohou:2013:VTI

[RWY13] Erven Rohou, Kevin Williams, and David Yuste. Vectorization technology to improve interpreter performance. *ACM Transactions on Architecture and Code Optimization*, 9(4): 26:1–26:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Strozek:2009:EAE

[SB09] Lukasz Strozek and David Brooks. Energy- and area-efficient architectures through application clustering and architectural heterogeneity. *ACM Transactions on Architecture and Code Optimization*, 6(1): 4:1–4:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sharma:2005:SPE

[SBC05] Saurabh Sharma, Jesse G. Beu, and Thomas M. Conte. Spectral prefetcher: An effective mechanism for L2 cache prefetching. *ACM Transactions on Architecture and Code Optimization*, 2(4):423–450, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Scolari:2016:SCP

[SBS16] Alberto Scolari, Davide Basilio Bartolini, and Marco Domenico Santambrogio. A software cache partitioning system for hash-based caches. *ACM Transactions on Architecture and Code Optimization*, 13 (4):57:1–57:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shi:2008:VMS

[SCEG08] Yunhe Shi, Kevin Casey, M. Anton Ertl, and David Gregg. Virtual machine showdown: Stack versus registers. *ACM Transactions on Architecture and Code Optimization*, 4(4):2:1–2:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Stenstrom:2012:ISI

[SD12] Per Stenström and Koen De Bosschere. Introduction to the special issue on high-performance and embedded architectures and compilers. *ACM Transactions on Architecture and Code Optimization*,

8(4):18:1–18:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Streit:2015:GTP

[SDH+15] Kevin Streit, Johannes Doerfert, Clemens Hammacher, Andreas Zeller, and Sebastian Hack. Generalized task parallelism. *ACM Transactions on Architecture and Code Optimization*, 12(1):8:1–8:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sadrosadati:2019:IIT

[SEF+19] Mohammad Sadrosadati, Seyed Borna Ehsani, Hajar Falahati, Rachata Ausavarungnirun, Arash Tavakkol, Mojtaba Abaee, Lois Orosa, Yaohua Wang, Hamid Sarbazi-Azad, and Onur Mutlu. ITAP: Idle-time-aware power management for GPU execution units. *ACM Transactions on Architecture and Code Optimization*, 16(1):3:1–3:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3291606\&ftid=2042622\&dwn=1\&CFID=115464021\&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED`.

Soteriou:2007:SDP

[SEP07] Vassos Soteriou, Noel Eisley, and Li-Shiuan Peh. Software-directed power-aware interconnection networks. *ACM Transactions on Architecture and Code Optimization*, 4(1):5:1–5:40, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Stawinoga:2018:PTC

[SF18] Nicolai Stawinoga and Tony Field. Predictable thread coarsening. *ACM Transactions on Architecture and Code Optimization*, 15(2):23:1–23:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

She:2013:EEM

[SHC13] Dongrui She, Yifan He, and Henk Corporaal. An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA. *ACM Transactions on Architecture and Code Optimization*, 10(3):15:1–15:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Suh:2015:DMR

[SHD15] Jinho Suh, Chieh-Ting Huang, and Michel Dubois. Dynamic MIPS rate stabilization for complex processors. *ACM Transactions on Architecture and Code Optimization*, 12(1):4:1–4:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Samadi:2014:LGU

[SHLM14] Mehrzad Samadi, Amir Hormati, Janghaeng Lee, and Scott

Mahlke. Leveraging GPUs using cooperative loop speculation. *ACM Transactions on Architecture and Code Optimization*, 11(1):3:1–3:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shen:2014:RSB

[SHY14] Bor-Yeh Shen, Wei-Chung Hsu, and Wuu Yang. A retargetable static binary translator for the ARM architecture. *ACM Transactions on Architecture and Code Optimization*, 11(2):18:1–18:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sharafeddine:2012:DOE

[SJA12] Mageda Sharafeddine, Komal Jothi, and Haitham Akkary. Disjoint out-of-order execution processor. *ACM Transactions on Architecture and Code Optimization*, 9(3):19:1–19:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shahbahrami:2008:VES

[SJV08] Asadollah Shahbahrami, Ben Juurlink, and Stamatis Vassiliadis. Versatility of extended subwords and the matrix register file. *ACM Transactions on Architecture and Code Optimization*, 5(1):5:1–5:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Serres:2016:EPP

[SKAEG16] Olivier Serres, Abdullah Kayi, Ahmad Anbar, and Tarek El-Ghazawi. Enabling PGAS productivity with hardware support for shared address mapping: a UPC case study. *ACM Transactions on Architecture and Code Optimization*, 12(4): 52:1–52:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shi:2016:LLA

[SKH+16] Qingchuan Shi, George Kurian, Farrukh Hijaz, Srinivas Devadas, and Omer Khan. LDAC: Locality-aware data access control for large-scale multicore cache hierarchies. *ACM Transactions on Architecture and Code Optimization*, 13(4):37:1–37:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sfakianakis:2018:QPB

[SKKB18] Yannis Sfakianakis, Christos Kozanitis, Christos Kozyrakis, and Angelos Bilas. QuMan: Profile-based improvement of cluster utilization. *ACM Transactions on Architecture and Code Optimization*, 15 (3):27:1–27:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3210560\&ftid=2001283\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E.`

Shobaki:2019:EAC

[SKPD19] Ghassan Shobaki, Austin Kerbow, Christopher Pulido, and William Dobson. Exploring an alternative cost function for combinatorial register-pressure-aware instruction scheduling. *ACM Transactions on Architecture and Code Optimization*, 16(1):1:1–1:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3301489\&ftid=2042621\&dwn=1\&CFID=115464021\&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED`.

Subramaniam:2009:DOS

[SL09] Samantika Subramaniam and Gabriel H. Loh. Design and optimization of the store vectors memory dependence predictor. *ACM Transactions on Architecture and Code Optimization*, 6(4):16:1–16:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sasanka:2007:AES

[SLA+07] Ruchira Sasanka, Man-Lap Li, Sarita V. Adve, Yen-Kuang Chen, and Eric Debes. ALP: Efficient support for all levels of parallelism for complex media applications. *ACM Transactions on Architecture and Code Optimization*, 4(1):3:1–3:30, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sangaiah:2018:SSA

[SLJ+18] Karthik Sangaiah, Michael Lui, Radhika Jagtap, Stephan Diestelhorst, Siddharth Nilakantan, Ankit More, Baris Taskin, and Mark Hempstead. SynchroTrace: Synchronization-aware architecture-agnostic traces for lightweight multicore simulation of CMP and HPC workloads. *ACM Transactions on Architecture and Code Optimization*, 15(1):2:1–2:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Su:2019:SSC

[SLJ+19] Xing Su, Xiangke Liao, Hao Jiang, Canqun Yang, and Jingling Xue. SCP: Shared cache partitioning for high-performance GEMM. *ACM Transactions on Architecture and Code Optimization*, 15(4):43:1–43:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3274654\&ftid=2014783\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Seghir:2012:IAT

[SLM12] Rachid Seghir, Vincent Loechner, and Benoît Meister. Integer affine transformations of parametric Z-polytopes and applications to loop nest optimization. *ACM Transactions on Architecture and Code Op-*

timization, 9(2):8:1–8:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sharkey:2008:RRP

[SLP08] Joseph J. Sharkey, Jason Loew, and Dmitry V. Ponomarev. Reducing register pressure in SMT processors through L2-miss-driven early register release. *ACM Transactions on Architecture and Code Optimization*, 5(3):13:1–13:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sanchez:2010:ACI

[SMK10] Daniel Sanchez, George Michelogiannakis, and Christos Kozyrakis. An analysis of on-chip interconnection networks for large-scale chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 7(1):4:1–4:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Schaub:2015:ISW

[SMKH15] Thomas Schaub, Simon Moll, Ralf Karrenberg, and Sebastian Hack. The impact of the SIMD width on control-flow and memory divergence. *ACM Transactions on Architecture and Code Optimization*, 11(4): 54:1–54:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shrivastava:2017:EEC

[SN17] Rahul Shrivastava and V. Krishna Nandivada. Energy-efficient compilation of irregular task-parallel loops. *ACM Transactions on Architecture and Code Optimization*, 14 (4):35:1–35:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sankaralingam:2004:TPA

[SNL+04] Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Nitya Ranganathan, Doug Burger, Stephen W. Keckler, Robert G. McDonald, and Charles R. Moore. TRIPS: a polymorphous architecture for exploiting ILP, TLP, and DLP. *ACM Transactions on Architecture and Code Optimization*, 1(1):62–93, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shekofteh:2019:MSG

[SNN+19] S.-Kazem Shekofteh, Hamid Noori, Mahmoud Naghibzadeh, Hadi Sadoghi Yazdi, and Holger Fröning. Metric selection for GPU kernel classification. *ACM Transactions on Architecture and Code Optimization*, 15(4):68:1–68:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sharkey:2006:IPT

[SPGE06] Joseph J. Sharkey, Dmitry V. Ponomarev, Kanad Ghose, and Oguz Ergin. Instruction packing: Toward fast and energy-efficient instruction scheduling. *ACM Transactions on Architecture and Code Optimization*, 3(2):156–181, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Stanic:2017:IVS

[SPH+17] Milan Stanic, Oscar Palomar, Timothy Hayes, Ivan Ratkovic, Adrian Cristal, Osman Unsal, and Mateo Valero. An integrated vector-scalar design on an in-order ARM core. *ACM Transactions on Architecture and Code Optimization*, 14(2): 17:1–17:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Swami:2017:EEC

[SPM17] Shivam Swami, Poovaiah M. Palangappa, and Kartik Mohanram. ECS: Error-correcting strings for lifetime improvements in nonvolatile memories. *ACM Transactions on Architecture and Code Optimization*, 14(4):40:1–40:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Stock:2012:UML

[SPS12] Kevin Stock, Louis-Noël Pouchet, and P. Sadayappan. Using machine learning to improve automatic vectorization. *ACM Transactions on Architecture and Code Optimization*, 8(4): 50:1–50:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sridharan:2017:BPP

[SPS17] Aswinkumar Sridharan, Biswabandan Panda, and Andre Seznec. Band-pass prefetching: an effective prefetch management mechanism using prefetch-fraction metric in multi-core systems. *ACM Transactions on Architecture and Code Optimization*, 14(2): 19:1–19:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sukumaran-Rajam:2016:PMN

[SRC16] Aravind Sukumaran-Rajam and Philippe Clauss. The polyhedral model of nonlinear loops. *ACM Transactions on Architecture and Code Optimization*, 12(4):48:1–48:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Santana:2004:LCF

[SRLPV04] Oliverio J. Santana, Alex Ramirez, Josep L. Larriba-Pey, and Mateo Valero. A low-complexity fetch architecture for high-performance superscalar processors. *ACM Transactions on Architecture and Code Optimization*, 1(2): 220–245, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sankaranarayanan:2004:PBA

[SS04] Karthik Sankaranarayanan and Kevin Skadron. Profile-based adaptation for cache decay. *ACM Transactions on Architecture and Code Optimization*, 1(3):305–322, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sanchez:2013:MIP

[SSC+13] Daniel Sánchez, Yiannakis Sazeides, Juan M. Cebrián, José M. García, and Juan L. Aragón. Modeling the impact of permanent faults in caches. *ACM Transactions on Architecture and Code Optimization*, 10(4):29:1–29:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Subramaniam:2013:UFC

[SSH+13] Samantika Subramaniam, Simon C. Steely, Will Hasenplaugh, Aamer Jaleel, Carl Beckmann, Tryggve Fossum, and Joel Emer. Using in-flight chains to build a scalable cache coherence protocol. *ACM Transactions on Architecture and Code Optimization*, 10(4):28:1–28:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Samih:2011:EPP

[SSK11] Ahmad Samih, Yan Solihin, and Anil Krishna. Evaluating placement policies for managing capacity sharing in CMP architectures with private caches. *ACM Transactions on Architecture and Code Optimization*, 8(3):15:1–15:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Strydis:2013:SAP

[SSPL+13] Christos Strydis, Robert M. Seepers, Pedro Peris-Lopez, Dimitrios Siskos, and Ioannis Sourdis. A system architecture, processor, and communication protocol for secure implants. *ACM Transactions on Architecture and Code Optimization*, 10(4):57:1–57:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shobaki:2013:PIS

[SSR13] Ghassan Shobaki, Maxim Shawabkeh, and Najm Eldeen Abu Rmaileh. Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach. *ACM Transactions on Architecture and Code Optimization*, 10(3): 14:1–14:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Suresh:2015:IFM

[SSRS15] Arjun Suresh, Bharath Narasimha Swamy, Erven Rohou, and André Seznec. Intercepting functions for memoization: a case study using transcenden-

tal functions. *ACM Transactions on Architecture and Code Optimization*, 12(2):18:1–18:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Skadron:2004:TAM

[SSS+04] Kevin Skadron, Mircea R. Stan, Karthik Sankaranarayanan, Wei Huang, Sivakumar Velusamy, and David Tarjan. Temperature-aware microarchitecture: Modeling and implementation. *ACM Transactions on Architecture and Code Optimization*, 1(1):94–125, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Stipic:2013:PGT

[SSU+13] Srdan Stipić, Vesna Smiljković, Osman Unsal, Adrián Cristal, and Mateo Valero. Profile-guided transaction coalescing-lowering transactional overheads by merging transactions. *ACM Transactions on Architecture and Code Optimization*, 10(4):50:1–50:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sardashti:2016:YAC

[SSW16] Somayeh Sardashti, Andre Seznec, and David A. Wood. Yet another compressed cache: a low-cost yet effective compressed cache. *ACM Transactions on Architecture and Code Optimization*, 13(3):27:1–27:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Saidi:2012:OED

[STLM12] Selma Saidi, Pranav Tendulkar, Thierry Lepley, and Oded Maler. Optimizing explicit data transfers for data parallel applications on the Cell architecture. *ACM Transactions on Architecture and Code Optimization*, 8(4):37:1–37:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Salami:2005:DMI

[SV05] Esther Salamí and Mateo Valero. Dynamic memory interval test vs. interprocedural pointer analysis in multimedia applications. *ACM Transactions on Architecture and Code Optimization*, 2(2):199–219, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shifer:2013:LLA

[SW13] Eran Shifer and Shlomo Weiss. Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores. *ACM Transactions on Architecture and Code Optimization*, 10(3): 10:1–10:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sardashti:2017:CCG

[SW17a] Somayeh Sardashti and David A. Wood. Could compression be

of general use? Evaluating memory compression across domains. *ACM Transactions on Architecture and Code Optimization*, 14(4):44:1–44:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sen:2017:PGE

[SW17b] Rathijit Sen and David A. Wood. Pareto governors for energy-optimal computing. *ACM Transactions on Architecture and Code Optimization*, 14(1):6:1–6:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Spink:2016:HAC

[SWF16] Tom Spink, Harry Wagstaff, and Björn Franke. Hardware-accelerated cross-architecture full-system virtualization. *ACM Transactions on Architecture and Code Optimization*, 13 (4):36:1–36:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shobaki:2009:OTS

[SWH09] Ghassan Shobaki, Kent Wilken, and Mark Heffernan. Optimal trace scheduling using enumeration. *ACM Transactions on Architecture and Code Optimization*, 5(4):19:1–19:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Simon:2015:STH

[SWU+15] Doug Simon, Christian Wimmer, Bernhard Urban, Gilles Duboscq, Lukas Stadler, and Thomas Würthinger. Snippets: Taking the high road to a low level. *ACM Transactions on Architecture and Code Optimization*, 12(2):20:1–20:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sato:2019:AFS

[SYE19] Yukinori Sato, Tomoya Yuki, and Toshio Endo. An autotuning framework for scalable execution of tiled code via iterative polyhedral compilation. *ACM Transactions on Architecture and Code Optimization*, 15(4): 67:1–67:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Seshadri:2015:MPC

[SYX+15] Vivek Seshadri, Samihan Yedkar, Hongyi Xin, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry. Mitigating prefetcher-caused pollution using informed caching policies for prefetched blocks. *ACM Transactions on Architecture and Code Optimization*, 11(4):51:1–51:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shihab:2018:RFD

[SZJK18] Mustafa M. Shihab, Jie Zhang, Myoungsoo Jung, and Mahmut

Kandemir. ReveNAND: a fast-drift-aware resilient 3D NAND flash design. *ACM Transactions on Architecture and Code Optimization*, 15(2):17:1–17:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Therdsteerasukdi:2012:URI

[TBC+12] Kanit Therdsteerasukdi, Gyungsu Byun, Jason Cong, M. Frank Chang, and Glenn Reinman. Utilizing RF-I and intelligent scheduling for better throughput/watt in a mobile GPU memory system. *ACM Transactions on Architecture and Code Optimization*, 8(4):51:1–51:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tan:2006:BSS

[TBS06] Lin Tan, Brett Brotherton, and Timothy Sherwood. Bit-split string-matching engines for intrusion detection and prevention. *ACM Transactions on Architecture and Code Optimization*, 3(1):3–34, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Terechko:2007:ICC

[TC07] A. S. Terechko and H. Corporaal. Inter-cluster communication in VLIW architectures. *ACM Transactions on Architecture and Code Optimization*, 4(2):11:1–11:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tan:2016:SEE

[TCS16] Li Tan, Zizhong Chen, and Shuaiwen Leon Song. Scalable energy efficiency with resilience for high performance computing systems: a quantitative methodology. *ACM Transactions on Architecture and Code Optimization*, 12(4):35:1–35:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Theocharis:2016:BSC

[TD16] Panagiotis Theocharis and Bjorn De Sutter. A bimodal scheduler for coarse-grained reconfigurable arrays. *ACM Transactions on Architecture and Code Optimization*, 13(2):15:1–15:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Totoni:2013:EFE

[TDG13] Ehsan Totoni, Mert Dikmen, and María Jesús Garzarán. Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures. *ACM Transactions on Architecture and Code Optimization*, 10(4):45:1–45:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tomusk:2016:FME

[TDO16a] Erik Tomusk, Christophe Dubach, and Michael O'boyle.

Four metrics to evaluate heterogeneous multicores. *ACM Transactions on Architecture and Code Optimization*, 12(4): 37:1–37:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tomusk:2016:SHC

[TDO16b] Erik Tomusk, Christophe Dubach, and Michael O'boyle. Selecting heterogeneous cores for diversity. *ACM Transactions on Architecture and Code Optimization*, 13(4):49:1–49:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Trinh:2015:EDE

[TDP15] Hong-Phuc Trinh, Marc Duranton, and Michel Paindavoine. Efficient data encoding for convolutional neural network application. *ACM Transactions on Architecture and Code Optimization*, 11(4): 49:1–49:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tallam:2007:UCF

[TG07] Sriraman Tallam and Rajiv Gupta. Unified control flow and data dependence traces. *ACM Transactions on Architecture and Code Optimization*, 4(3): 19:1–19:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Titos-Gil:2012:HTM

[TGAG+12] Ruben Titos-Gil, Manuel E. Acacio, Jose M. Garcia, Tim Harris, Adrian Cristal, Osman Unsal, Ibrahim Hur, and Mateo Valero. Hardware transactional memory with software-defined conflicts. *ACM Transactions on Architecture and Code Optimization*, 8(4):31:1–31:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tian:2013:TBM

[TKJ13] Yingying Tian, Samira M. Khan, and Daniel A. Jiménez. Temporal-based multilevel correlating inclusive cache replacement. *ACM Transactions on Architecture and Code Optimization*, 10(4):33:1–33:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tong:2015:OMT

[TKKM15] Xin Tong, Toshihiko Koju, Motohiro Kawahito, and Andreas Moshovos. Optimizing memory translation emulation in full system emulators. *ACM Transactions on Architecture and Code Optimization*, 11(4): 60:1–60:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tawa:2014:EEF

[TKM14] Venkata Kalyan Tawa, Ravi Kasha, and Madhu Mutyam. EFGR: an enhanced fine gran-

ularity refresh feature for high-performance DDR4 DRAM devices. *ACM Transactions on Architecture and Code Optimization*, 11(3):31:1–31:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tampouratzis:2016:AIH

[TMP16] Nikolaos Tampouratzis, Pavlos M. Mattheakis, and Ioannis Papaefstathiou. Accelerating intercommunication in highly parallel systems. *ACM Transactions on Architecture and Code Optimization*, 13(4):40:1–40:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tartara:2013:CLC

[TR13] Michele Tartara and Stefano Crespi Reghizzi. Continuous learning of compiler heuristics. *ACM Transactions on Architecture and Code Optimization*, 9(4):46:1–46:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tarjan:2005:MPG

[TS05] David Tarjan and Kevin Skadron. Merging path and gshare indexing in perceptron branch prediction. *ACM Transactions on Architecture and Code Optimization*, 2(3):280–300, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tabkhi:2015:JSH

[TS15] Hamed Tabkhi and Gunar Schirner. A joint SW/HW approach for reducing register file vulnerability. *ACM Transactions on Architecture and Code Optimization*, 12(2):9:1–9:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tzilis:2019:EER

[TTS19] Stavros Tzilis, Pedro Trancoso, and Ioannis Sourdis. Energy-efficient runtime management of heterogeneous multicores using online projection. *ACM Transactions on Architecture and Code Optimization*, 15(4):63:1–63:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tavana:2018:BCA

[TZK18] Mohammad Khavari Tavana, Amir Kavyan Ziabari, and David Kaeli. Block cooperation: Advancing lifetime of resistive memories by increasing utilization of error correcting codes. *ACM Transactions on Architecture and Code Optimization*, 15(3):36:1–36:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3243906\&ftid=2001287\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Usui:2016:DDA

[USCM16] Hiroyuki Usui, Lavanya Subramanian, Kevin Kai-Wei Chang, and Onur Mutlu. DASH: Deadline-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators. *ACM Transactions on Architecture and Code Optimization*, 12(4): 65:1–65:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

VanDenBraak:2016:RGR

[VC16] Gert-Jan Van Den Braak and Henk Corporaal. R-GPU: a reconfigurable GPU architecture. *ACM Transactions on Architecture and Code Optimization*, 13(1):12:1–12:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vocke:2017:EHI

[VCJ+17] Sander Vocke, Henk Corporaal, Roel Jordans, Rosilde Corvino, and Rick Nas. Extending Halide to improve software development for imaging DSPs. *ACM Transactions on Architecture and Code Optimization*, 14(3):21:1–21:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Venkataramani:2009:MAM

[VDSP09] Guru Venkataramani, Ioannis Doudalis, Yan Solihin, and Milos Prvulovic. MemTracker: An accelerator for memory debugging and monitoring. *ACM Transactions on Architecture and Code Optimization*, 6(2): 5:1–5:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

VanCraeynest:2013:UFD

[VE13] Kenzo Van Craeynest and Lieven Eeckhout. Understanding fundamental design choices in single-ISA heterogeneous multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 9(4): 32:1–32:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Venstermans:2007:JOH

[VED07] Kris Venstermans, Lieven Eeckhout, and Koen De Bosschere. Java object header elimination for reduced memory consumption in 64-bit virtual machines. *ACM Transactions on Architecture and Code Optimization*, 4(3):17:1–17:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vermij:2017:AIN

[VFJ+17] Erik Vermij, Leandro Fiorin, Rik Jongerius, Christoph Hagleitner, Jan Van Lunteren, and Koen Bertels. An architecture for integrated near-data processors. *ACM Transactions on Architecture and Code Optimization*, 14(3):30:1–30:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vaish:2016:OMT

[VFW16] Nilay Vaish, Michael C. Ferris, and David A. Wood. Optimization models for three on-chip network problems. *ACM Transactions on Architecture and Code Optimization*, 13(3): 26:1–26:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vora:2016:SAE

[VGX16] Keval Vora, Rajiv Gupta, and Guoqing Xu. Synergistic analysis of evolving graphs. *ACM Transactions on Architecture and Code Optimization*, 13 (4):32:1–32:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Venkataramani:2011:DDS

[VHKP11] Guru Venkataramani, Christopher J. Hughes, Sanjeev Kumar, and Milos Prvulovic. DeFT: Design space exploration for on-the-fly detection of coherence misses. *ACM Transactions on Architecture and Code Optimization*, 8(2): 8:1–8:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Verdoolaege:2013:PPC

[VJC+13] Sven Verdoolaege, Juan Carlos Juega, Albert Cohen, José Ignacio Gómez, Christian Tenllado, and Francky Catthoor. Polyhedral parallel code generation for CUDA. *ACM Transactions on Architecture and Code Optimization*, 9(4):54:1–54:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vasilakis:2019:DFC

[VPTS19] Evangelos Vasilakis, Vassilis Papaefstathiou, Pedro Trancoso, and Ioannis Sourdis. Decoupled fused cache: Fusing a decoupled LLC with a DRAM cache. *ACM Transactions on Architecture and Code Optimization*, 15(4):65:1–65:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vandierendonck:2008:SRA

[VS08] Hans Vandierendonck and André Seznec. Speculative return address stack management revisited. *ACM Transactions on Architecture and Code Optimization*, 5(3):15:1–15:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vandierendonck:2011:MSR

[VS11] Hans Vandierendonck and André Seznec. Managing SMT resource usage through speculative instruction window weighting. *ACM Transactions on Architecture and Code Optimization*, 8(3):12:1–12:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vale:2016:PDT

[VSDL16] Tiago M. Vale, João A. Silva, Ricardo J. Dias, and João M. Lourenço. Pot: Deterministic transactional execution. *ACM Transactions on Architecture and Code Optimization*, 13 (4):52:1–52:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Valero:2012:CRI

[VSP+12] Alejandro Valero, Julio Sahuquillo, Salvador Petit, Pedro López, and José Duato. Combining recency of information with selective random and a victim cache in last-level caches. *ACM Transactions on Architecture and Code Optimization*, 9(3): 16:1–16:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vandierendonck:2013:ADT

[VTN13] Hans Vandierendonck, George Tzenakis, and Dimitrios S. Nikolopoulos. Analysis of dependence tracking algorithms for task dataflow execution. *ACM Transactions on Architecture and Code Optimization*, 10(4):61:1–61:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vespa:2011:DFA

[VW11] Lucas Vespa and Ning Weng. Deterministic finite automata characterization and optimization for scalable pattern matching. *ACM Transactions on Architecture and Code Optimization*, 8(1):4:1–4:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Voitsechov:2018:SDT

[VZS+18] Dani Voitsechov, Arslan Zulfiqar, Mark Stephenson, Mark Gebhart, and Stephen W. Keckler. Software-directed techniques for improved GPU register file utilization. *ACM Transactions on Architecture and Code Optimization*, 15 (3):38:1–38:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3243905\&ftid=2006737\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Winter:2008:ATN

[WA08] Jonathan A. Winter and David H. Albonesi. Addressing thermal nonuniformity in SMT workloads. *ACM Transactions on Architecture and Code Optimization*, 5(1):4:1–4:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wibowo:2016:ACL

[WAST16] Bagus Wibowo, Abhinav Agrawal, Thomas Stanton, and James Tuck. An accurate cross-layer approach for online architectural vulnerability estimation. *ACM Transactions on Archi-*

tecture and Code Optimization, 13(3):30:1–30:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2016:HPC

[WCI+16] Xueyang Wang, Sek Chai, Michael Isnardi, Sehoon Lim, and Ramesh Karri. Hardware performance counter-based malware identification and detection with adaptive compressive sensing. *ACM Transactions on Architecture and Code Optimization*, 13(1): 3:1–3:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2014:PSR

[WDX14] Jue Wang, Xiangyu Dong, and Yuan Xie. Preventing STT-RAM last-level caches from port obstruction. *ACM Transactions on Architecture and Code Optimization*, 11(3):23:1–23:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2015:BOM

[WDX15] Jue Wang, Xiangyu Dong, and Yuan Xie. Building and optimizing MRAM-based commodity memories. *ACM Transactions on Architecture and Code Optimization*, 11(4):36:1–36:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2014:EAC

[WDXJ14] Jue Wang, Xiangyu Dong, Yuan Xie, and Norman P. Jouppi. Endurance-aware cache line management for non-volatile caches. *ACM Transactions on Architecture and Code Optimization*, 11(1):4:1–4:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Woo:2010:CVI

[WFKL10] Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. Chameleon: Virtualizing idle acceleration cores of a heterogeneous multi-core processor for caching and prefetching. *ACM Transactions on Architecture and Code Optimization*, 7(1):3:1–3:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Weber:2017:MAL

[WG17] Nicolas Weber and Michael Goesele. MATOG: Array layout auto-tuning for CUDA. *ACM Transactions on Architecture and Code Optimization*, 14(3):28:1–28:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2015:APM

[WGO15] Zheng Wang, Dominik Grewe, and Michael F. P. O'boyle. Automatic and portable mapping of data parallel programs to

OpenCL for GPU-based heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 11(4): 42:1–42:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wimmer:2013:MAV

[WHV+13] Christian Wimmer, Michael Haupt, Michael L. Van De Vanter, Mick Jordan, Laurent Daynès, and Douglas Simon. Maxine: an approachable virtual machine for, and in, Java. *ACM Transactions on Architecture and Code Optimization*, 9(4):30:1–30:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wei:2017:HHM

[WJXC17] Wei Wei, Dejun Jiang, Jin Xiong, and Mingyu Chen. HAP: Hybrid-memory-aware partition in shared last-level cache. *ACM Transactions on Architecture and Code Optimization*, 14(3):24:1–24:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wegiel:2009:SRC

[WK09] Michal Wegiel and Chandra Krintz. The single-referent collector: Optimizing compaction for the common case. *ACM Transactions on Architecture and Code Optimization*, 6(4): 15:1–15:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2012:TMA

[WKCS12] Qingping Wang, Sameer Kulkarni, John Cavazos, and Michael Spear. A transactional memory with automatic performance tuning. *ACM Transactions on Architecture and Code Optimization*, 8(4):54:1–54:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2019:PNW

[WLWB19] Yu Wang, Victor Lee, Gu-Yeon Wei, and David Brooks. Predicting new workload or CPU performance by analyzing public datasets. *ACM Transactions on Architecture and Code Optimization*, 15(4):53:1–53:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wu:2010:DEH

[WLZ+10] Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ram Rajamony, and Yuan Xie. Design exploration of hybrid caches with disparate memory technologies. *ACM Transactions on Architecture and Code Optimization*, 7(3):15:1–15:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2013:MTD

[WLZ+13] Chao Wang, Xi Li, Junneng Zhang, Xuehai Zhou, and Xiaoning Nie. MP-Tomasulo: a dependency-aware automatic

parallel execution engine for sequential programs. *ACM Transactions on Architecture and Code Optimization*, 10(2): 9:1–9:??, May 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wimmer:2010:AFD

[WM10] Christian Wimmer and Hanspeter Mössenbösck. Automatic feedback-directed object fusing. *ACM Transactions on Architecture and Code Optimization*, 7(2):7:1–7:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wu:2011:ATR

[WM11] Carole-Jean Wu and Margaret Martonosi. Adaptive timekeeping replacement: Fine-grained capacity management for shared CMP caches. *ACM Transactions on Architecture and Code Optimization*, 8(1): 3:1–3:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2019:GGC

[WMGS19] Ping Wang, Luke Mchale, Paul V. Gratz, and Alex Sprintson. GenMatcher: a generic clustering-based arbitrary matching framework. *ACM Transactions on Architecture and Code Optimization*, 15(4):51:1–51:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3281663\&ftid=2018234\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Wang:2013:UML

[WO13] Zheng Wang and Michael F. P. O'boyle. Using machine learning to partition streaming programs. *ACM Transactions on Architecture and Code Optimization*, 10(3):20:1–20:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2019:SSS

[WPJ19] Jiajun Wang, Reena Panda, and Lizy K. John. SelSMaP: a selective stride masking prefetching scheme. *ACM Transactions on Architecture and Code Optimization*, 15 (4):42:1–42:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3274650\&ftid=2014782\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Wang:2013:WWA

[WSC+13] Zhe Wang, Shuchang Shan, Ting Cao, Junli Gu, Yi Xu, Shuai Mu, Yuan Xie, and Daniel A. Jiménez. WADE: Writeback-aware dynamic cache management for NVM-based main memory system. *ACM Transactions on Architecture and Code Optimization*, 10

(4):51:1–51:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2014:IPD

[WTFO14] Zheng Wang, Georgios Tournavitis, Björn Franke, and Michael F. P. O'boyle. Integrating profile-driven parallelism detection and machine-learning-based mapping. *ACM Transactions on Architecture and Code Optimization*, 11(1): 2:1–2:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2016:IIB

[WWC+16] Yaohua Wang, Dong Wang, Shuming Chen, Zonglin Liu, Shenggang Chen, Xiaowen Chen, and Xu Zhou. Iteration interleaving–based SIMD lane partition. *ACM Transactions on Architecture and Code Optimization*, 12(4):58:1–58:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2016:DMB

[WWH+16] Zhigang Wang, Xiaolin Wang, Fang Hou, Yingwei Luo, and Zhenlin Wang. Dynamic memory balancing for virtualization. *ACM Transactions on Architecture and Code Optimization*, 13(1):2:1–2:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2013:RMM

[WWWL13] Xiaolin Wang, Lingmei Weng, Zhenlin Wang, and Yingwei Luo. Revisiting memory management on virtualized environments. *ACM Transactions on Architecture and Code Optimization*, 10(4):48:1–48:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2012:FSS

[WWY+12] Zhenjiang Wang, Chenggang Wu, Pen-Chung Yew, Jianjun Li, and Di Xu. On-the-fly structure splitting for heap objects. *ACM Transactions on Architecture and Code Optimization*, 8(4):26:1–26:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2011:PGS

[WYCC11] Po-Han Wang, Chia-Lin Yang, Yen-Ming Chen, and Yu-Jung Cheng. Power gating strategies on GPUs. *ACM Transactions on Architecture and Code Optimization*, 8(3):13:1–13:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2010:PAM

[WYJL10] Xiaohang Wang, Mei Yang, Yingtao Jiang, and Peng Liu. A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints. *ACM Transactions on Architecture and*

Code Optimization, 7(1):1:1–1:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wu:2019:DPC

[WZG+19] Song Wu, Fang Zhou, Xiang Gao, Hai Jin, and Jinglei Ren. Dual-page checkpointing: an architectural approach to efficient data persistence for in-memory applications. *ACM Transactions on Architecture and Code Optimization*, 15(4):57:1–57:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xue:2006:LOA

[XC06] Jingling Xue and Qiong Cai. A lifetime optimal algorithm for speculative PRE. *ACM Transactions on Architecture and Code Optimization*, 3(2):115–155, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xiao:2013:SAT

[XCC+13] Chunhua Xiao, M-C. Frank Chang, Jason Cong, Michael Gill, Zhangqin Huang, Chunyue Liu, Glenn Reinman, and Hao Wu. Stream arbitration: Towards efficient bandwidth utilization for emerging on-chip interconnects. *ACM Transactions on Architecture and Code Optimization*, 9(4):60:1–60:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xu:2019:PTA

[XFS+19] Jingheng Xu, Haohuan Fu, Wen Shi, Lin Gan, Yuxuan Li, Wayne Luk, and Guangwen Yang. Performance tuning and analysis for stencil-based applications on POWER8 processor. *ACM Transactions on Architecture and Code Optimization*, 15(4):41:1–41:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3264422\&ftid=2015501\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Xiong:2016:MAS

[XHJY16] Dongliang Xiong, Kai Huang, Xiaowen Jiang, and Xiaolang Yan. Memory access scheduling based on dynamic multi-level priority in shared DRAM systems. *ACM Transactions on Architecture and Code Optimization*, 13(4):42:1–42:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xiong:2017:PPP

[XHJY17] Dongliang Xiong, Kai Huang, Xiaowen Jiang, and Xiaolang Yan. Providing predictable performance via a slowdown estimation model. *ACM Transactions on Architecture and Code Optimization*, 14(3):25:1–25:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xekalakis:2012:MSM

[XIC12] Polychronis Xekalakis, Nikolas Ioannou, and Marcelo Cintra. Mixed speculative multithreaded execution models. *ACM Transactions on Architecture and Code Optimization*, 9(3):18:1–18:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xiao:2007:VIS

[XL07] Shu Xiao and Edmund M.-K. Lai. VLIW instruction scheduling for minimal power variation. *ACM Transactions on Architecture and Code Optimization*, 4(3):18:1–18:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xie:2004:IDV

[XMM04] Fen Xie, Margaret Martonosi, and Sharad Malik. Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling. *ACM Transactions on Architecture and Code Optimization*, 1(3): 323–367, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xu:2009:TXP

[XT09] Weifeng Xu and Russell Tessier. Tetris-XL: a performance-driven spill reduction technique for embedded VLIW processors. *ACM Transactions on Architecture and Code Optimization*, 6(3):11:1–11:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yilmaz:2016:ARS

[YAG+16] Buse Yilmaz, Baris Aktemur, MaríA J. Garzarán, Sam Kamin, and Furkan Kiraç. Autotuning runtime specialization for sparse matrix-vector multiplication. *ACM Transactions on Architecture and Code Optimization*, 13(1):5:1–5:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yu:2019:ITL

[YBSY19] Chao Yu, Yuebin Bai, Qingxiao Sun, and Hailong Yang. Improving thread-level parallelism in GPUs through expanding register file to scratchpad memory. *ACM Transactions on Architecture and Code Optimization*, 15(4):48:1–48:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3280849\&ftid=2018232\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Yviquel:2018:CPU

[YCA18] Hervé Yviquel, Lauro Cruz, and Guido Araujo. Cluster programming using the OpenMP accelerator model. *ACM Transactions on Architecture and Code Optimization*, 15(3):35:1–35:??, October

2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL https://dl.acm.org/ft_gateway.cfm?id=3226112\&ftid=2001286\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E.

[YJTF13] Zhichao Yan, Hong Jiang, Yujuan Tan, and Dan Feng. An integrated pseudo-associativity and relaxed-order approach to hardware transactional memory. *ACM Transactions on Architecture and Code Optimization*, 9(4):42:1–42:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yeh:2011:MPP

[YCCY11] Chang-Ching Yeh, Kuei-Chung Chang, Tien-Fu Chen, and Chingwei Yeh. Maintaining performance on power gating of microprocessor functional units by using a predictive prewakeup strategy. *ACM Transactions on Architecture and Code Optimization*, 8(3):16:1–16:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ye:2017:CES

[YDL+17] Chencheng Ye, Chen Ding, Hao Luo, Jacob Brock, Dong Chen, and Hai Jin. Cache exclusivity and sharing: Theory and optimization. *ACM Transactions on Architecture and Code Optimization*, 14(4):34:1–34:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yalcin:2014:EEC

[YEI+14] Gulay Yalcin, Oguz Ergin, Emrah Islek, Osman Sabri Unsal, and Adrian Cristal. Exploiting existing comparators for fine-grained low-cost error detection. *ACM Transactions on Architecture and Code Optimization*, 11(3):32:1–32:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yan:2013:IPA

Yang:2017:EJV

[YKM17] Byung-Sun Yang, Jae-Yun Kim, and Soo-Mook Moon. Exceptionization: a Java VM optimization for non-Java languages. *ACM Transactions on Architecture and Code Optimization*, 14(1):5:1–5:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yang:2004:TML

[YLTL04] Chia-Lin Yang, Alvin R. Lebeck, Hung-Wei Tseng, and Chien-Hao Lee. Tolerating memory latency through push prefetching for pointer-intensive applications. *ACM Transactions on Architecture and Code Optimization*, 1(4): 445–475, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yu:2008:OCL

[YLW08] Zoe C. H. Yu, Francis C. M. Lau, and Cho-Li Wang. Object co-location and memory reuse for Java programs. *ACM Transactions on Architecture and Code Optimization*, 4(4): 4:1–4:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yoon:2015:EDM

[YMM+15] Hanbin Yoon, Justin Meza, Naveen Muralimanohar, Norman P. Jouppi, and Onur Mutlu. Efficient data mapping and buffering techniques for multilevel cell phase-change memories. *ACM Transactions on Architecture and Code Optimization*, 11(4):40:1–40:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yazdanbakhsh:2016:RRF

[YPT+16] Amir Yazdanbakhsh, Gennady Pekhimenko, Bradley Thwaites, Hadi Esmaeilzadeh, Onur Mutlu, and Todd C. Mowry. RFVP: Rollback-free value prediction with safe-to-approximate loads. *ACM Transactions on Architecture and Code Optimization*, 12(4): 62:1–62:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yiapanis:2013:OSR

[YRHBL13] Paraskevas Yiapanis, Demian Rosas-Ham, Gavin Brown, and Mikel Luján. Optimizing software runtime systems for speculative parallelization. *ACM Transactions on Architecture and Code Optimization*, 9(4): 39:1–39:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yang:2012:CGC

[YWXW12] Xuejun Yang, Li Wang, Jingling Xue, and Qingbo Wu. Comparability graph coloring for optimizing utilization of software-managed stream register files for stream processors. *ACM Transactions on Architecture and Code Optimization*, 9(1):5:1–5:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yang:2012:UOC

[YXK+12] Yi Yang, Ping Xiang, Jingfei Kong, Mike Mantor, and Huiyang Zhou. A unified optimizing compiler framework for different GPGPU architectures. *ACM Transactions on Architecture and Code Optimization*, 9(2):9:1–9:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yan:2008:EVR

[YZ08] Jun Yan and Wei Zhang. Exploiting virtual registers to reduce pressure on real registers. *ACM Transactions on Architecture and Code Optimization*, 4(4):3:1–3:??, January 2008. CODEN ???? ISSN

1544-3566 (print), 1544-3973 (electronic).

Yang:2010:ERS

[YZL+10] Xuejun Yang, Ying Zhang, Xicheng Lu, Jingling Xue, Ian Rogers, Gen Li, Guibin Wang, and Xudong Fang. Exploiting the reuse supplied by loop-dependent stream references for stream processors. *ACM Transactions on Architecture and Code Optimization*, 7(2): 11:1–11:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2013:HPP

[ZBH+13] Zhijia Zhao, Michael Bebenita, Dave Herman, Jianhua Sun, and Xipeng Shen. HPar: a practical parallel parser for HTML — taming HTML complexities for parallel parsing. *ACM Transactions on Architecture and Code Optimization*, 10(4):44:1–44:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2016:FMR

[ZCCD16] Lihang Zhao, Lizhong Chen, Woojin Choi, and Jeffrey Draper. A filtering mechanism to reduce network bandwidth utilization of transaction execution. *ACM Transactions on Architecture and Code Optimization*, 12(4):51:1–51:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zoni:2018:DEP

[ZCF18] Davide Zoni, Luca Colombo, and William Fornaciari. DarkCache: Energy-performance optimization of tiled multicores by adaptively power-gating LLC banks. *ACM Transactions on Architecture and Code Optimization*, 15(2): 21:1–21:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2019:BLA

[ZCQ+19] Han Zhao, Quan Chen, Yuxian Qiu, Ming Wu, Yao Shen, Jingwen Leng, Chao Li, and Minyi Guo. Bandwidth and locality aware task-stealing for manycore architectures with bandwidth-asymmetric memory. *ACM Transactions on Architecture and Code Optimization*, 15(4):55:1–55:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2006:ATP

[ZCS06] Min Zhao, Bruce R. Childers, and Mary Lou Soffa. An approach toward profit-driven optimization. *ACM Transactions on Architecture and Code Optimization*, 3(3):231–262, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2010:PPP

[ZCW10] Qin Zhao, Ioana Cutcutache, and Weng-Fai Wong. PiPA:

Pipelined profiling and analysis on multicore systems. *ACM Transactions on Architecture and Code Optimization*, 7(3): 13:1–13:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2012:WAP

[ZDC+12] Miao Zhou, Yu Du, Bruce Childers, Rami Melhem, and Daniel Mossé. Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems. *ACM Transactions on Architecture and Code Optimization*, 8(4):53:1–53:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2016:SAC

[ZDC+16] Miao Zhou, Yu Du, Bruce Childers, Daniel Mosse, and Rami Melhem. Symmetry-agnostic coordinated management of the memory hierarchy in multicore systems. *ACM Transactions on Architecture and Code Optimization*, 12(4): 61:1–61:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2018:OCN

[ZFF+18] Wenlai Zhao, Haohuan Fu, Jiarui Fang, Weijie Zheng, Lin Gan, and Guangwen Yang. Optimizing convolutional neural networks on the Sunway TaihuLight Supercomputer. *ACM Transactions on Architecture and Code Optimization*, 15(1): 13:1–13:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zahedi:2018:MHD

[ZFL18] Seyed Majid Zahedi, Songchun Fan, and Benjamin C. Lee. Managing heterogeneous datacenters with tokens. *ACM Transactions on Architecture and Code Optimization*, 15(2): 18:1–18:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2018:CNC

[ZFT+18] Yang Zhang, Dan Feng, Wei Tong, Yu Hua, Jingning Liu, Zhipeng Tan, Chengning Wang, Bing Wu, Zheng Li, and Gaoxiang Xu. CACF: a novel circuit architecture co-optimization framework for improving performance, reliability and energy of ReRAM-based main memory system. *ACM Transactions on Architecture and Code Optimization*, 15(2):22:1–22:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2005:WET

[ZG05] Xiangyu Zhang and Rajiv Gupta. Whole execution traces and their applications. *ACM Transactions on Architecture and Code Optimization*, 2(3): 301–334, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2012:TPB

[ZGC+12] Dongsong Zhang, Deke Guo, Fangyuan Chen, Fei Wu, Tong Wu, Ting Cao, and Shiyao Jin. TL-plane-based multi-core energy-efficient real-time scheduling algorithm for sporadic tasks. *ACM Transactions on Architecture and Code Optimization*, 8(4):47:1–47:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2015:OPS

[ZGP15] Xing Zhou, María J. Garzarán, and David A. Padua. Optimal parallelogram selection for hierarchical tiling. *ACM Transactions on Architecture and Code Optimization*, 11(4):58:1–58:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2008:RCM

[Zha08] Chuanjun Zhang. Reducing cache misses through programmable decoders. *ACM Transactions on Architecture and Code Optimization*, 4(4): 5:1–5:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zinenko:2018:VPM

[ZHB18] Oleksandr Zinenko, Stéphane Huot, and Cédric Bastoul. Visual program manipulation in the polyhedral model. *ACM Transactions on Architecture and Code Optimization*, 15(1): 16:1–16:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2004:RIC

[ZHD+04] W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Reducing instruction cache energy consumption using a compiler-based strategy. *ACM Transactions on Architecture and Code Optimization*, 1(1):3–33, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2019:REU

[ZHS+19] Jun Zhang, Rui Hou, Wei Song, Sally A. Mckee, Zhen Jia, Chen Zheng, Mingyu Chen, Lixin Zhang, and Dan Meng. RA-Guard: an efficient and user-transparent hardware mechanism against ROP attacks. *ACM Transactions on Architecture and Code Optimization*, 15(4):50:1–50:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3280852\&ftid=2018233\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E.`

Zhang:2015:BSS

[ZJJ+15] Tao Zhang, Naifeng Jing, Kaiming Jiang, Wei Shu, Min-You Wu, and Xiaoyao Liang. Buddy SM: Sharing pipeline front-end for improved energy

efficiency in GPGPUs. *ACM Transactions on Architecture and Code Optimization*, 12(2): 16:1–16:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2005:DIE

[ZK05] Lingli Zhang and Chandra Krintz. The design, implementation, and evaluation of adaptive code unloading for resource-constrained devices. *ACM Transactions on Architecture and Code Optimization*, 2(2):131–164, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zmily:2006:BAI

[ZK06] Ahmad Zmily and Christos Kozyrakis. Block-aware instruction set architecture. *ACM Transactions on Architecture and Code Optimization*, 3(3):327–357, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2015:BSB

[ZLC+15] Jishen Zhao, Sheng Li, Jichuan Chang, John L. Byrne, Laura L. Ramirez, Kevin Lim, Yuan Xie, and Paolo Faraboschi. Buri: Scaling big-memory computing with hardware-based memory expansion. *ACM Transactions on Architecture and Code Optimization*, 12(3):31:1–31:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zheng:2018:ESG

[ZLJ18] Long Zheng, Xiaofei Liao, and Hai Jin. Efficient and scalable graph parallel processing with symbolic execution. *ACM Transactions on Architecture and Code Optimization*, 15(1): 3:1–3:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2018:SSM

[ZLYW18] Mingzhe Zhang, King Tin Lam, Xin Yao, and Cho-Li Wang. SIMPO: a scalable in-memory persistent object framework using NVRAM for reliable big data computing. *ACM Transactions on Architecture and Code Optimization*, 15(1):7:1–7:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2016:CPS

[ZLYZ16] Yunquan Zhang, Shigang Li, Shengen Yan, and Huiyang Zhou. A cross-platform SpMV framework on many-core architectures. *ACM Transactions on Architecture and Code Optimization*, 13(4):33:1–33:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zimmer:2015:NSM

[ZM15] Christopher Zimmer and Frank Mueller. NoCMsg: a scalable message-passing abstraction for network-on-chips. *ACM Transactions on Architecture*

and Code Optimization, 12(1): 1:1–1:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2006:EAR

[ZPC06] Lixin Zhang, Mike Parker, and John Carter. Efficient address remapping in distributed shared-memory systems. *ACM Transactions on Architecture and Code Optimization*, 3(2): 209–229, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zivanovic:2017:MMH

[ZPR+17] Darko Zivanovic, Milan Pavlovic, Milan Radulovic, Hyunsung Shin, Jongpil Son, Sally A. Mckee, Paul M. Carpenter, Petar Radojković, and Eduard Ayguadé. Main memory in HPC: Do we need more or could we live with less? *ACM Transactions on Architecture and Code Optimization*, 14(1): 3:1–3:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhai:2008:CHS

[ZSCM08] Antonia Zhai, J. Gregory Steffan, Christopher B. Colohan, and Todd C. Mowry. Compiler and hardware support for reducing the synchronization of speculative threads. *ACM Transactions on Architecture and Code Optimization*, 5(1): 3:1–3:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2013:OGE

[ZSLX13] Jishen Zhao, Guangyu Sun, Gabriel H. Loh, and Yuan Xie. Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface. *ACM Transactions on Architecture and Code Optimization*, 10(4):24:1–24:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ziabari:2016:UHB

[ZSM+16] Amir Kavyan Ziabari, Yifan Sun, Yenai Ma, Dana Schaa, José L. Abellán, Rafael Ubal, John Kim, Ajay Joshi, and David Kaeli. UMH: a hardware-based unified memory hierarchy for systems with multiple discrete GPUs. *ACM Transactions on Architecture and Code Optimization*, 13 (4):35:1–35:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2005:WHC

[ZVYN05] Chuanjun Zhang, Frank Vahid, Jun Yang, and Walid Najjar. A way-halting cache for low-energy high-performance systems. *ACM Transactions on Architecture and Code Optimization*, 2(1):34–54, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2005:IWA

[ZWHM05] Wankang Zhao, David Whalley, Christopher Healy, and Frank Mueller. Improving WCET by applying a WC code-positioning optimization. *ACM Transactions on Architecture and Code Optimization*, 2(4):335–365, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2019:SNS

[ZWL+19] You Zhou, Fei Wu, Zhonghai Lu, Xubin He, Ping Huang, and Changsheng Xie. SCORE: a novel scheme to efficiently cache overlong ECCs in NAND flash memory. *ACM Transactions on Architecture and Code Optimization*, 15(4):60:1–60:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2016:ERI

[ZWS+16] Mingzhou Zhou, Bo Wu, Xipeng Shen, Yaoqing Gao, and Graham Yiu. Examining and reducing the influence of sampling errors on feedback-driven optimizations. *ACM Transactions on Architecture and Code Optimization*, 13(1): 6:1–6:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zheng:2017:WAD

[ZWY17] Wenguang Zheng, Hui Wu, and Qing Yang. WCET-aware dynamic I-cache locking for a single task. *ACM Transactions on Architecture and Code Optimization*, 14(1):4:1–4:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2016:CAE

[ZX16] Hao Zhou and Jingling Xue. A compiler approach for exploiting partial SIMD parallelism. *ACM Transactions on Architecture and Code Optimization*, 13(1):11:1–11:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2019:PPB

[ZX19] Feng Zhang and Jingling Xue. Poker: Permutation-based SIMD execution of intensive tree search by path encoding. *ACM Transactions on Architecture and Code Optimization*, 15(4):46:1–46:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL `https://dl.acm.org/ft_gateway.cfm?id=3280850\&ftid=2018230\&dwn=1\&CFID=100488884\&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E`.

Zhou:2010:PAT

[ZYCZ10] Xiuyi Zhou, Jun Yang, Marek Chrobak, and Youtao Zhang. Performance-aware thermal management via task scheduling. *ACM Transactions on Architecture and Code Optimization*, 7(1):5:1–5:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2005:EFA

[ZZQ+05] Yuanyuan Zhou, Pin Zhou, Feng Qin, Wei Liu, and Josep Torrellas. Efficient and flexible architectural support for dynamic monitoring. *ACM Transactions on Architecture and Code Optimization*, 2(1):3–33, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).