

# A Complete Bibliography of *ACM Transactions on Architecture and Code Optimization*

Nelson H. F. Beebe  
University of Utah  
Department of Mathematics, 110 LCB  
155 S 1400 E RM 233  
Salt Lake City, UT 84112-0090  
USA

Tel: +1 801 581 5254  
FAX: +1 801 581 4148

E-mail: [beebe@math.utah.edu](mailto:beebe@math.utah.edu), [beebe@acm.org](mailto:beebe@acm.org),  
[beebe@computer.org](mailto:beebe@computer.org) (Internet)  
WWW URL: <http://www.math.utah.edu/~beebe/>

11 March 2019  
Version 1.66

## Title word cross-reference

2 [BSL17]. 3 [CAY+18, CWMC16, LGP+16, NRQ16b, SZJK18, ZSLX13]. <sup>3</sup> [CCZ13, DDT+17]. Z [SLM12].

**-D** [CAY+18]. **-polytopes** [SLM12].

**/channel** [LCL+14].

**000-core** [DAKK19].

**2014** [Aca16, Ano15].

**6** [KWM+08]. **64-bit** [BWL06, VED07].

**7** [BKM+17]. **754** [LDG+13].

**A-DFA** [BC13]. **Aborts** [RLS15]. **ABS** [AGI+12]. **Abstract** [LMA+16, PD17]. **Abstracting** [JSH09]. **Abstraction** [RLBBN15, ZM15, RCV+12]. **Accelerate** [CNS+16b]. **Accelerated** [HS05, SWF16, JED19]. **Accelerating** [DAKK19, GÁSA+13, GR15, JYJ+13, LWF+16, RMA14, TMP16, HWX+13]. **Acceleration** [GáSA+16, HAC13, WFKL10]. **Accelerator** [MCB+12, YCA18, LHWB12, VDSP09]. **accelerator-based** [LHWB12]. **Accelerators** [KCA+13, KMG14, MTK18, USCM16, BKA13, CI13]. **Access** [CG15b, CSK19, GFD+14, HK14, LGP+16, LHC+17, LTX16, SKH+16, XHJY16, FTLG11, HLR+13, HCC+14, JSH09, KCKG14, LWH11]. **Accounting**

[LMA<sup>+</sup>16, DEE13, LMCV13]. **Accumulate** [GG18]. **Accuracy** [AAI<sup>+</sup>16, ASS17]. **Accurate** [NDP17, WAST16, LMJ<sup>+</sup>13b]. **ACM** [Aca16, Ano13a, Ano15, Bil19]. **Across** [FDF<sup>+</sup>14, NDP17, SW17a]. **activations** [JLCR13]. **Active** [KHS<sup>+</sup>14]. **Adapt** [DGI<sup>+</sup>14, PGB13]. **adaptation** [DJB13, LGAZ07, SS04]. **Adapting** [GHH15, LBJ05]. **Adaptive** [CG14, CWMC16, FQRG13, GFD<sup>+</sup>14, HWX<sup>+</sup>13, JRK16, Lee16, LYH16, Per18, WCI<sup>+</sup>16, WM11, AGI<sup>+</sup>12, MAN<sup>+</sup>08, RBM10, SW13, ZK05]. **Adaptively** [ZCF18]. **Adaptivity** [DRHK15]. **Address** [JED19, OAM19, SKAEG16, CCZ13, VS08, ZPC06]. **Address-first** [OAM19]. **Addressing** [WA08, CWCS13]. **Advancing** [TZK18]. **Affine** [AP17, NCC13, SLM12]. **Against** [BCHC19, ERAG<sup>+</sup>16, PHBC17, BVIB12, ZHS<sup>+</sup>19]. **Agent** [JPS17]. **Aggregate** [LY16]. **Aggregation** [AYC16]. **Aggressiveness** [PB15]. **Aging** [DGI<sup>+</sup>14, KKW<sup>+</sup>15, LRBG15]. **Aging-Aware** [LRBG15]. **Agnostic** [SLJ<sup>+</sup>18, ZDC<sup>+</sup>16]. **agreement** [GMW09]. **Ahead** [PKPM19]. **Ahead-of-Time** [PKPM19]. **Aho** [CW13, PLL10]. **AIM** [AYC16]. **ALEA** [MPW<sup>+</sup>17]. **Algorithm** [BC13, DGI<sup>+</sup>14, DTD16, BRSJG12, CW13, CDPD13, HAJ<sup>+</sup>12, PLL10, XC06, ZGC<sup>+</sup>12]. **Algorithmic** [AAI<sup>+</sup>16, NCC13]. **algorithms** [OGK<sup>+</sup>12, VTN13]. **Allocation** [DHD<sup>+</sup>14, PS12, RTK15, BZS13, CS10, GW09, RB13]. **allocator** [DHC<sup>+</sup>13]. **ALP** [SLA<sup>+</sup>07]. **Alternative** [Mic18, SKPD19]. **Analogue** [DSK19]. **Analysis** [DSR15, GAM12, JK17, KR19, LMZ18, MMdS06, VTN13, VGX16, XFS<sup>+</sup>19, ARS04, AFD12, FER<sup>+</sup>13, JOA<sup>+</sup>09b, Nas13, SV05, SMK10, ZCW10]. **analytic** [XMM04]. **Analytical** [BEE15, AFD07, CA11]. **Analyzing** [WLWB19]. **Annotation** [MGA<sup>+</sup>17]. **Anomalies** [LDC15]. **Anticipating** [LJMG12]. **API** [CI13]. **Application** [GTT<sup>+</sup>16, PLT<sup>+</sup>15, AS13, GÁSA<sup>+</sup>13, RCV<sup>+</sup>12, SB09, TDP15]. **Application-Guided** [GTT<sup>+</sup>16]. **Application-Level** [PLT<sup>+</sup>15]. **Applications** [ASS17, AZG17, DMR<sup>+</sup>16, DTD16, FWJ<sup>+</sup>16, GR15, JYE<sup>+</sup>16, NKH16, RHLA14, RMA14, RLBBN15, WZG<sup>+</sup>19, XFS<sup>+</sup>19, CS13, DWDS13, HLR<sup>+</sup>13, KNBK12, MBKM12, STLM12, SV05, SLA<sup>+</sup>07, SLM12, YLTL04, ZG05]. **Applied** [LB10]. **applying** [ZWHM05]. **Approach** [AZG17, CNS<sup>+</sup>16b, EMR14, FDF<sup>+</sup>14, GGK18, KS16, TS15, WAST16, WZG<sup>+</sup>19, ZX16, FT10, SSR13, WYJL10, YJTF13, ZCS06]. **approachable** [WHV<sup>+</sup>13]. **Approximate** [DS12, YPT<sup>+</sup>16]. **approximation** [LTG12]. **Apps** [PCM16]. **Arbitrary** [RHC15, WMGS19]. **arbitration** [XCC<sup>+</sup>13]. **Architecting** [CPB<sup>+</sup>07]. **Architectural** [CPS<sup>+</sup>15, DCP<sup>+</sup>12, HEMK17, ME15, WAST16, WZG<sup>+</sup>19, IMS<sup>+</sup>08, SB09, ZZQ<sup>+</sup>05, CWC06]. **Architecture** [HK14, KAC<sup>+</sup>18, PVS<sup>+</sup>17, SLJ<sup>+</sup>18, SHY14, SWF16, VC16, VFJ<sup>+</sup>17, ZFT<sup>+</sup>18, ARS04, BVIB12, BWG<sup>+</sup>12, CPB<sup>+</sup>07, DJX13, GKP14, GSZI10, JYJ<sup>+</sup>13, JA14, LNLK13, PM12, STLM12, SNL<sup>+</sup>04, SRLPV04, SSPL<sup>+</sup>13, ZK06]. **Architecture-Agnostic** [SLJ<sup>+</sup>18]. **architecture-independent** [BVIB12]. **Architectures** [ÄJE<sup>+</sup>16, ASK<sup>+</sup>16, ASP17, CG15a, CEP<sup>+</sup>16, CDPN16, GR15, HAM17, JLJ<sup>+</sup>18a, LAS<sup>+</sup>13, PT17, RMA14, ZLYZ16, ZCQ<sup>+</sup>19, BBG13, BWLR06, BTS10, CG14, CK11, CDM13, KCP13, LKL<sup>+</sup>13, OGK<sup>+</sup>12, RCV<sup>+</sup>12, SSK11, SD12, SB09, TC07, TDG13, VE13, YXK<sup>+</sup>12]. **Area** [LAS<sup>+</sup>13, SB09]. **area-efficient** [SB09]. **ARI** [FQRG13]. **Arithmetic** [LVR<sup>+</sup>15, BWG<sup>+</sup>12]. **ARM** [GDL16, LHW<sup>+</sup>19, SHY14, SPH<sup>+</sup>17]. **ARM-to-x86** [LHW<sup>+</sup>19]. **Array** [DSK19, WG17, BWLR06, KLMP12]. **Arrays** [LMSE18, TD16]. **ARSEC**

[DDT<sup>+</sup>17]. **Art** [MWJ19]. **Assembly** [LVR<sup>+</sup>15]. **assistance** [JOA<sup>+</sup>09a]. **Assisted** [CDPN16, HNKK17, JDZ<sup>+</sup>13, KKAR16, PHBC17, CST<sup>+</sup>06]. **associative** [HL07, KWCL09]. **associativity** [YJTF13]. **Asymmetric** [ZCQ<sup>+</sup>19, CG14, CCPG13, PCT12, SW13]. **Asymmetry** [LHW<sup>+</sup>19]. **Attacks** [BCHC19, ERAG<sup>+</sup>16, PHBC17, ZHS<sup>+</sup>19, BVIB12, CCD12, DJL<sup>+</sup>12]. **AUKE** [DSK19]. **Auto** [CG15a, WG17]. **Auto-Tuning** [CG15a, WG17]. **automata** [VW11]. **automatable** [AFD07]. **Automated** [ASS17, BSSS14, BCHC19]. **Automatic** [AMG16, DSK19, JLER12, LBO14, LT13, MGA<sup>+</sup>17, NC15, RB13, WLZ<sup>+</sup>13, WGO15, WM10, SPS12, WKCS12]. **Automotive** [FWJ<sup>+</sup>16]. **Autonomously** [DGI<sup>+</sup>14]. **Autotuning** [AMP<sup>+</sup>16, SYE19, YAG<sup>+</sup>16, KBR<sup>+</sup>13, LFC13]. **AVPP** [OAM19]. **Aware** [ACA<sup>+</sup>19, DGI<sup>+</sup>14, CG15a, DTD16, DHD<sup>+</sup>14, GVT<sup>+</sup>17, KFEG18, LYH16, LRBG15, PVA<sup>+</sup>17, PG17, RSK<sup>+</sup>18, SEF<sup>+</sup>19, SLJ<sup>+</sup>18, SKH<sup>+</sup>16, SZJK18, SKPD19, USCM16, WLZ<sup>+</sup>13, WJXC17, ZCQ<sup>+</sup>19, ZWY17, CG14, CWCS13, EE09, GGFPGR12, NB13, SSS<sup>+</sup>04, SEP07, WYJL10, WSC<sup>+</sup>13, WDXJ14, ZYCZ10, ZDC<sup>+</sup>12, ZK06]. **Awareness** [HLSW17, LKL<sup>+</sup>13].

**Bahurupi** [PM12]. **Balancing** [LLRC17, PGB16, WWH<sup>+</sup>16]. **Band** [SPS17]. **Band-Pass** [SPS17]. **Banded** [BSL17]. **Bandwidth** [LGP<sup>+</sup>16, ZCCD16, ZCQ<sup>+</sup>19, DZC<sup>+</sup>13, WYJL10, XCC<sup>+</sup>13]. **Bandwidth-Asymmetric** [ZCQ<sup>+</sup>19]. **bank** [LCL<sup>+</sup>14]. **bank-** [LCL<sup>+</sup>14]. **bank-/channel-level** [LCL<sup>+</sup>14]. **banked** [AGI<sup>+</sup>12]. **Banks** [ZCF18]. **Based** [ÅJE<sup>+</sup>16, CNS<sup>+</sup>16b, CG15a, CG15b, DSR15, DAD16, DAP<sup>+</sup>15, FDF<sup>+</sup>14, GAM12, HYYAM16, JPS17, KS16, LCS<sup>+</sup>19, LTX16, LY16, MNC<sup>+</sup>16, MTK18, NC15, SBS16, WGO15, WDX15, WCI<sup>+</sup>16, WWC<sup>+</sup>16, WMGS19, XHJY16, XFS<sup>+</sup>19, ZX19, ZLC<sup>+</sup>15, ZSM<sup>+</sup>16, AvRF07, BCVT13, CPP08, CW13, GK13, HLR<sup>+</sup>13, HAJ<sup>+</sup>12, HWM14, HWX<sup>+</sup>13, JYJ<sup>+</sup>13, KBR<sup>+</sup>13, LBO14, LTG12, LCL<sup>+</sup>14, LHWB12, RLS13, SS04, SKKB18, TKJ13, WSC<sup>+</sup>13, WTF014, ZHD<sup>+</sup>04, ZGC<sup>+</sup>12, ZFT<sup>+</sup>18]. **Bayesian** [AMP<sup>+</sup>16]. **Be** [SW17a]. **behavior** [AFD07, LS10]. **Benchmark** [ABB<sup>+</sup>16, AYL<sup>+</sup>18, CCM<sup>+</sup>16, DDT<sup>+</sup>17, DS16, BE13]. **Benchmarking** [DAP<sup>+</sup>15]. **benchmarks** [JEBJ08]. **Benefits** [LWWH12]. **Benzene** [KAC<sup>+</sup>18]. **BestSF** [BJWS18]. **better** [TBC<sup>+</sup>12]. **Between** [EPS17]. **Beyond** [FER<sup>+</sup>13]. **Bias** [Lee16]. **Big** [ZLYW18, ZLC<sup>+</sup>15]. **Big-Memory** [ZLC<sup>+</sup>15]. **Bimodal** [TD16]. **Binary** [DGGL16, GDL16, HWL<sup>+</sup>19, LHW<sup>+</sup>19, SHY14, CDM13, GHS12, HS06, HLC10, LWH11, PKC12]. **bipartite** [BZS13]. **Bit** [TBS06, BWLR06, VED07]. **Bit-split** [TBS06]. **bitwidth** [NB13]. **bitwidth-aware** [NB13]. **Blaze** [PWPD19]. **Blaze-Tasks** [PWPD19]. **Block** [GFD<sup>+</sup>14, KTAE16, LLRC17, LTX16, MPPS18, TZK18, ZK06]. **Block-aware** [ZK06]. **Blocks** [HWJ<sup>+</sup>15, SYX<sup>+</sup>15]. **Boltzmann** [PAVB15]. **Bones** [NC15]. **Boosting** [ASV<sup>+</sup>16, KH18, RLS13, BTS10]. **both** [BSWLE13, HP04, MP13]. **bottlenecks** [MMdS06]. **bound** [MBKM12]. **bounded** [HS06]. **Bounding** [XMM04]. **Bounds** [ESR<sup>+</sup>15, BWLR06]. **BPM** [LCL<sup>+</sup>14]. **BPM/BPM** [LCL<sup>+</sup>14]. **Branch** [EPAG16, LWL18, Mic18, CZ07, HWH<sup>+</sup>11, Jim09, JSM<sup>+</sup>04, LBJ05, MG12, TS05]. **branch-predictor** [JSM<sup>+</sup>04]. **branch-target** [LBJ05]. **Branches** [DGGL16]. **Breakdown** [HYYAM16]. **bridging** [HCC<sup>+</sup>14]. **Bringing** [DDT<sup>+</sup>17]. **buddy** [KWCL09, ZJJ<sup>+</sup>15]. **Budget** [LWF<sup>+</sup>16]. **buffer** [LBJ05, RB13]. **Buffering** [YMM<sup>+</sup>15, GPL<sup>+</sup>05]. **Bugs**

[AAI<sup>+</sup>16]. **build** [SSH<sup>+</sup>13]. **Building** [KRHK16, WDX15]. **Buri** [ZLC<sup>+</sup>15].

**C** [CWW<sup>+</sup>16, NC15, NED<sup>+</sup>13].

**C-to-CUDA** [NC15]. **C/C** [NED<sup>+</sup>13].

**C1C** [LZL<sup>+</sup>13]. **CACF** [ZFT<sup>+</sup>18]. **Cache** [CAGS17, DAD16, GFD<sup>+</sup>14, HK14, HMYZ15, KR19, KAC<sup>+</sup>18, KAC15, LLRC17, Mic16, SSW16, SBS16, SKH<sup>+</sup>16, SLJ<sup>+</sup>19, VPTS19, WJXC17, YDL<sup>+</sup>17, ZWY17, ZWL<sup>+</sup>19, APG13, AGVO05, AGI<sup>+</sup>12, AFD07, BSWLE13, CA11, CWS06, DJL<sup>+</sup>12, FTLG11, GGFPRG12, GSZI10, HAJ<sup>+</sup>12, KS11, KWCL09, LCC11, LZL<sup>+</sup>13, MMdS06, RFD13, SS04, SBC05, SSH<sup>+</sup>13, TKJ13, VSP<sup>+</sup>12, WSC<sup>+</sup>13, WDXJ14, ZHD<sup>+</sup>04, ZVYN05, Zha08, NTG13]. **cache-coherence** [MMdS06]. **cache-coherent** [APG13]. **cache-content-duplication** [KS11]. **Caches** [CAGS17, CPS<sup>+</sup>15, GBD<sup>+</sup>15, JPS17, SBS16, WDX14, AIVL13, DJL<sup>+</sup>12, HS06, HL07, KS11, KWCL09, LJMG12, MSK05, SSK11, SSC<sup>+</sup>13, VSP<sup>+</sup>12, WDXJ14, WLZ<sup>+</sup>10, WM11, ZDC<sup>+</sup>12]. **Caching** [DNT16, SYX<sup>+</sup>15, DZC<sup>+</sup>13, JOA<sup>+</sup>09a, WFKL10]. **CACTI** [BKM<sup>+</sup>17]. **Caffe** [RSK<sup>+</sup>18]. **CAFFEINE** [PB15]. **CAIRO** [HNKK17]. **Call** [Lee16, MG12]. **Capability** [AHA<sup>+</sup>19, DGI<sup>+</sup>14]. **Capacity** [GBD<sup>+</sup>15, SSK11, WM11]. **CART** [CDPD13, CDPD13]. **Case** [KH18, MMS15, SKAEG16, SSRS15, AFD12, RPS06, WK09, LB10]. **CATCH** [KS11]. **Caused** [SYX<sup>+</sup>15]. **CAVA** [CST<sup>+</sup>06]. **CC** [CCZ13]. **Cell** [YMM<sup>+</sup>15, STLM12]. **cells** [JSM<sup>+</sup>04]. **Center** [FXC<sup>+</sup>15]. **centers** [AVG12]. **Centric** [JLJ<sup>+</sup>18a]. **CERE** [DAP<sup>+</sup>15]. **CG** [MAD17]. **CG-OoO** [MAD17]. **CGRA** [HAC13]. **chains** [SSH<sup>+</sup>13]. **Chameleon** [WFKL10]. **Change** [HASA16, JDZ<sup>+</sup>13, YMM<sup>+</sup>15, ZDC<sup>+</sup>12]. **Channel** [BCHC19, BVIB12, DJL<sup>+</sup>12]. **channel-level** [LCL<sup>+</sup>14]. **Channels** [DJC16, EPAG16]. **chaotic** [LTG12].

**Characterization**

[CVB15, DS12, FER<sup>+</sup>13, VW11].

**Characterizing** [BCM11]. **Checking** [KK15, BWLR06, MG13]. **Checkpoint** [GW09, ARS04, CST<sup>+</sup>06].

**checkpoint-assisted** [CST<sup>+</sup>06].

**Checkpointing** [WZG<sup>+</sup>19, DXMJ11]. **Chip** [BKM<sup>+</sup>17, CPS<sup>+</sup>15, CEP<sup>+</sup>16, DJC16, EPS18, LBM13, VFW16, APG13, BKA13, CK11, EE11, GSZI10, JPS17, LWWH12, LT13, LNLK13, LAS<sup>+</sup>08, LM05, LPZI12, LMMM08, SMK10, TDG13, XCC<sup>+</sup>13].

**Chips** [LCS<sup>+</sup>19, ZM15]. **choices** [VE13].

**Circuit** [ZFT<sup>+</sup>18, DJX13].

**circuit-architecture** [DJX13]. **Circuits** [KKW<sup>+</sup>15]. **Circuits/Cores** [KKW<sup>+</sup>15].

**Citadel** [NRQ16a]. **Class**

[AAI<sup>+</sup>16, PAVB15]. **Classification** [DRHK15, MCB<sup>+</sup>12, SNN<sup>+</sup>19, CDPD13, LMJ13a, NCC13]. **client** [KWM<sup>+</sup>08]. **Clock** [CCL<sup>+</sup>13]. **Cluster**

[SKKB18, YCA18, TC07]. **Clustered**

[MMS15, ACGK04, SW13]. **Clustering** [MNC<sup>+</sup>16, WMGS19, DS12, JLRC13, SB09].

**Clustering-Based** [MNC<sup>+</sup>16, WMGS19].

**Clusters** [KHS<sup>+</sup>14, MMS15]. **CMP**

[CPB<sup>+</sup>07, LMCV13, SSK11, SLJ<sup>+</sup>18, WM11].

**CMPs** [LMJ13a, LY16]. **Co** [AHA<sup>+</sup>19, JPS17, KHN<sup>+</sup>18, ZFT<sup>+</sup>18, DJX13, YLW08].

**Co-location** [KHN<sup>+</sup>18, YLW08].

**Co-optimization** [JPS17, ZFT<sup>+</sup>18, DJX13].

**Co-Processor** [AHA<sup>+</sup>19]. **coalescing**

[SSU<sup>+</sup>13]. **coalescing-lowering** [SSU<sup>+</sup>13].

**Coarse** [LMSE18, MAD17, TD16, KCP13].

**Coarse-Grain** [LMSE18, MAD17].

**Coarse-Grained** [TD16, KCP13].

**Coarsening** [SF18]. **COBAYN** [AMP<sup>+</sup>16].

**CODA** [KHN<sup>+</sup>18]. **Code**

[CZ07, DSK19, KL19, PAVB15, PKPM19, SYE19, AvRF07, CDM13, GNB08, HLR<sup>+</sup>13, HS06, JLER12, KBR<sup>+</sup>13, LKL<sup>+</sup>13, LBJ05, LZYZ09, LHY<sup>+</sup>06, PKC12, RCG<sup>+</sup>10b, VJC<sup>+</sup>13, ZK05, ZWHM05].

**code-positioning** [ZWHM05]. **Codelet**

[DAP<sup>+</sup>15]. **Codes** [CWMC16, TZK18, AFD07, AFD12]. **Codesign** [KCA<sup>+</sup>13]. **Codesigned** [KMG14]. **Coding** [PM17]. **Coherence** [DRHK15, KAC15, MMdS06, SSH<sup>+</sup>13, VHKP11]. **coherent** [APG13]. **collaborative** [FT10]. **collapse** [CWCS13]. **Collection** [ASV<sup>+</sup>16]. **Collective** [FT10]. **collector** [WK09]. **colocated** [DWDS13]. **Coloring** [YWXW12, LFX09]. **Combinatorial** [SKPD19, SSR13]. **combined** [BWG<sup>+</sup>12]. **Combining** [VSP<sup>+</sup>12]. **Commodity** [WDX15]. **common** [WK09]. **Communication** [DSR15, HAM17, HWX<sup>+</sup>13, SSPL<sup>+</sup>13, TC07]. **communications** [ACGK04]. **Compact** [HEMK17, SHC13]. **compaction** [WK09]. **Comparability** [YWXW12]. **Comparative** [LAS<sup>+</sup>08]. **Comparators** [YEI<sup>+</sup>14]. **comparison** [FBWS13]. **CompEx** [PM17]. **Compilation** [DMR<sup>+</sup>16, LRBG15, PKPM19, SYE19, SN17, CI13, JK13, KHL<sup>+</sup>13, LBO14, LZYZ09, PC13]. **Compile** [KTAE16]. **Compile-Time** [KTAE16]. **compiled** [NED<sup>+</sup>13]. **Compiler** [AMP<sup>+</sup>16, ABP<sup>+</sup>17, CCD12, DMG13, EPS17, GGK18, HNKK17, HYAR<sup>+</sup>15, KPP<sup>+</sup>15, LFX09, MNC<sup>+</sup>16, MG12, NKH16, NC15, PHBC17, ZSCM08, ZX16, CYXF13, DC07, HWM14, HLC10, JOA<sup>+</sup>09a, JOA<sup>+</sup>09b, KBR<sup>+</sup>13, KWM<sup>+</sup>08, LZL<sup>+</sup>13, LCH<sup>+</sup>04, TR13, YXK<sup>+</sup>12, ZHD<sup>+</sup>04]. **Compiler-Assisted** [HNKK17, PHBC17]. **compiler-based** [ZHD<sup>+</sup>04]. **Compiler-Directed** [HYAR<sup>+</sup>15, LFX09]. **compiler-guided** [LZL<sup>+</sup>13]. **Compiler-Oriented** [GGK18]. **Compiler/Runtime** [KPP<sup>+</sup>15]. **compilers** [CDM13, HEL<sup>+</sup>09, SD12]. **Complex** [SHD15, SLA<sup>+</sup>07]. **Complexities** [GHH15, ZBH<sup>+</sup>13]. **Complexity** [GG18, KAC15, CPP08, DJL<sup>+</sup>12, RPS06, SRLPV04]. **complexity-effective** [RPS06]. **component** [LGAZ07]. **Comprehensive** [CPS<sup>+</sup>15]. **Compressed** [SSW16, DZC<sup>+</sup>13]. **Compression** [BC13, KPM17, LMSE18, PM17, SW17a, KGK10]. **Compression-Expansion** [PM17]. **Compression/Decompression** [LMSE18]. **Compressive** [WCI<sup>+</sup>16]. **Computation** [CWW<sup>+</sup>16, HAM17, KHN<sup>+</sup>18, DDU12, LFC13]. **Computationally** [DSH<sup>+</sup>18]. **Computations** [PAVB15, CYXF13]. **Compute** [DAKK19]. **Computing** [DSH<sup>+</sup>18, KHS<sup>+</sup>14, LCS<sup>+</sup>19, ME17, PWP19, SW17b, TCS16, ZLYW18, ZLC<sup>+</sup>15, AVG12, LM05]. **conceived** [APG13]. **Concurrency** [AAI<sup>+</sup>16, GMGZP14, ME17]. **Concurrent** [PCM16]. **Conditional** [Mic18]. **conditionals** [JSL13]. **Configurable** [NRQ16b, HVJ06, LZL<sup>+</sup>13]. **conflicts** [TGAG<sup>+</sup>12]. **connected** [BRSJG12]. **conscious** [LZYZ09]. **Conserving** [LYYB07]. **Considerations** [HMYZ15, MTK18, LM05]. **considering** [AVG12, HP04]. **Consistency** [NZ15]. **constrained** [MSF<sup>+</sup>07, NMKS06, ZK05]. **Constraints** [AEJE16, KCA<sup>+</sup>13, WYJL10]. **Consumption** [FCD<sup>+</sup>17, GFD<sup>+</sup>14, LTG12, LYYB07, VED07, ZHD<sup>+</sup>04]. **Contech** [RHC15]. **content** [KS11]. **contention** [CWCS13]. **Context** [EPS17, DMG13, LS10]. **continual** [JA14]. **Continuous** [TR13]. **Control** [AP17, BRJM15, HAC13, HHC<sup>+</sup>16, SMK15, SKH<sup>+</sup>16, CWC06, FSYA09, IWP<sup>+</sup>04, MBKM12, TG07]. **Control-Flow** [SMKH15]. **Controlled** [ASS17, RCV<sup>+</sup>05]. **controller** [AGI<sup>+</sup>12]. **Conventional** [NRQ16b]. **conversion** [CS13]. **Converting** [HLC10]. **convolution** [FBWS13]. **Convolutional** [GG18, TDP15, ZFF<sup>+</sup>18]. **cooling** [AVG12]. **cooling-computing** [AVG12]. **Cooperation** [TZK18]. **Cooperative** [DNT16, JPS17, JDZ<sup>+</sup>13, LBM13, SHLM14]. **Coordinated** [ZDC<sup>+</sup>16]. **coprocessor**

[LDG<sup>+</sup>13]. **Corasick** [CW13, PLL10]. **Core** [CHE<sup>+</sup>14, CC18, FMY<sup>+</sup>15, JLJ<sup>+</sup>18a, LBM13, PVS<sup>+</sup>17, SPS17, SPH<sup>+</sup>17, ZLYZ16, DAKK19, LNLK13, OGG<sup>+</sup>12, PM12, ZGC<sup>+</sup>12]. **Cores** [CAY<sup>+</sup>18, DT17, HYYAM16, JPS17, KKW<sup>+</sup>15, MMS15, TDO16b, ZCF18, GB06, NTG13, PCT12, SW13, WYJL10, WFKL10]. **CoreUnfolding** [APBR16]. **Corner** [DDT<sup>+</sup>17]. **Correcting** [SPM17, TZK18]. **Correction** [DGI<sup>+</sup>14, CWMC16, Lee16, LSC<sup>+</sup>15, LDC15]. **Correctness** [PD17]. **correlating** [TKJ13]. **coscheduling** [PGB13]. **Cost** [LGP<sup>+</sup>16, SSW16, SKPD19, YEI<sup>+</sup>14, AGI<sup>+</sup>12, DC07, FBHN04, MA08]. **COTS** [RGG<sup>+</sup>12]. **Could** [SW17a, ZPR<sup>+</sup>17]. **Counter** [WCI<sup>+</sup>16]. **Counter-Based** [WCI<sup>+</sup>16]. **Counters** [NDP17, RLS13]. **counting** [RBM10]. **coupled** [PCT12]. **covering** [PJ13]. **Covert** [EPAG16]. **CPU** [BSS14, LMCV13, PGB16, WLWB19]. **CPUs** [BHC<sup>+</sup>16]. **critical** [RGG<sup>+</sup>12]. **Criticality** [FWJ<sup>+</sup>16]. **CRNS** [AS13]. **Cross** [ERAG<sup>+</sup>16, LGAZ07, LVR<sup>+</sup>15, OTR<sup>+</sup>18, SWF16, WAST16, ZLYZ16]. **Cross-Architecture** [SWF16]. **Cross-component** [LGAZ07]. **Cross-Layer** [ERAG<sup>+</sup>16, OTR<sup>+</sup>18, WAST16]. **Cross-Loop** [LVR<sup>+</sup>15]. **Cross-Platform** [ZLYZ16]. **Crown** [MKKE15]. **cryptography** [AS13]. **CUDA** [KBR<sup>+</sup>13, NC15, VJC<sup>+</sup>13, WG17]. **cycle** [DEE13, RLS13].

**d** [BSL17, CAY<sup>+</sup>18, CWMC16, LGP<sup>+</sup>16, NRQ16b, SZJK18, ZSLX13]. **d-Packed** [BSL17]. **D-Stacked** [LGP<sup>+</sup>16, NRQ16b]. **DAPSCO** [GGFPRG12]. **dark** [PCT12]. **DarkCache** [ZCF18]. **DASH** [USCM16]. **Data** [AMG16, CDPN16, DAKK19, EPS18, ESR<sup>+</sup>15, FXC<sup>+</sup>15, GAM12, HAM17, HLSW17, JLJ<sup>+</sup>18a, KPM17, KHN<sup>+</sup>18, LWL18, ME15, ME17, MTK18, MNSC16, MGA<sup>+</sup>17, MGSH16, NKH16, PD17, RMA14, RTK15, SKH<sup>+</sup>16, TDP15, VFJ<sup>+</sup>17, WGO15, WZG<sup>+</sup>19, YMM<sup>+</sup>15, ZLYW18, AVG12, BSWLE13, CS10, CA11, CDPD13, CWC06, FER<sup>+</sup>13, FLG12, HLR<sup>+</sup>13, HL07, LWH11, LJMG12, PC13, RB13, RFD13, STLM12, TG07]. **Data-Driven** [ME15, ME17]. **data-flow** [PC13]. **Data-Parallel** [MGSH16, NKH16]. **Data-Race-Free** [MNSC16]. **Data-Rate** [EPS18]. **Data-Traversal** [RMA14]. **Datacenters** [ZFL18]. **Dataflow** [DT17, KPP<sup>+</sup>15, MMT<sup>+</sup>12, VTN13]. **Datapath** [IWP<sup>+</sup>04]. **Datasets** [WLWB19]. **DawnCC** [MGA<sup>+</sup>17]. **DDR4** [TKM14]. **DDRNoC** [EPS18]. **Dead** [MPPS18]. **Dead-Block** [MPPS18]. **Deadline** [USCM16]. **Deadline-Aware** [USCM16]. **deadlock** [BRSJG12]. **deadlock-free** [BRSJG12]. **debugging** [VDSP09]. **decay** [JSM<sup>+</sup>04, SS04]. **decoders** [Zha08]. **Decoding** [CAMJ15]. **Decompression** [LMSE18]. **Deconstructing** [CFH<sup>+</sup>12]. **Decoupled** [VPTS19, BZS13, DHC<sup>+</sup>13, RVOA08]. **Decoupling** [HAM17]. **Deep** [ASK<sup>+</sup>16, JLJ<sup>+</sup>18a, MWJ19, RSK<sup>+</sup>18]. **Deeply** [GKCE17]. **DEFCAM** [LCC11]. **defect** [LCC11]. **defect-tolerant** [LCC11]. **Defined** [DMR<sup>+</sup>16, TGAG<sup>+</sup>12]. **Defragmentation** [PVS<sup>+</sup>17]. **DeFT** [VHKP11]. **Delta** [DZC<sup>+</sup>13]. **Delta-compressed** [DZC<sup>+</sup>13]. **Demand** [BRJM15]. **Dense** [CWW<sup>+</sup>16]. **Dependence** [BRJM15, DHD<sup>+</sup>14, JK17, SL09, TG07, VTN13]. **Dependence-Aware** [DHD<sup>+</sup>14]. **dependences** [BCVT13]. **Dependency** [WLZ<sup>+</sup>13]. **Dependency-Aware** [WLZ<sup>+</sup>13]. **dependent** [YZL<sup>+</sup>10]. **depth** [HP04]. **Design** [CPS<sup>+</sup>15, HJW15, KWM<sup>+</sup>08, RTK15, SZJK18, SPH<sup>+</sup>17, SL09, VHKP11, WLZ<sup>+</sup>10, BE13, CPP08, IMS<sup>+</sup>08, LB10, LCC11, LHZ13, VE13, ZK05]. **Designing** [BKA13, BSWLE13, MGSH16]. **Details**

[FMY<sup>+</sup>15]. **Detecting** [DSR15, KS11]. **Detection** [CEP<sup>+</sup>16, LHC<sup>+</sup>17, MNCS16, WCI<sup>+</sup>16, YEI<sup>+</sup>14, LKL<sup>+</sup>13, TBS06, TDG13, VHKP11, WTFO14]. **Deterministic** [CCL<sup>+</sup>13, VSDL16, VW11]. **Detonation** [CAY<sup>+</sup>18]. **Devectorization** [KMG14]. **Development** [VCJ<sup>+</sup>17]. **Device** [RLBBN15]. **Device-Level** [RLBBN15]. **Devices** [TKM14, NMKS06, ZK05]. **DFA** [BC13]. **Diagnosing** [JLJ<sup>+</sup>18b]. **diagnosis** [BSO07]. **DiagSim** [JLJ<sup>+</sup>18b]. **Die-Stacked** [CWMC16]. **die-stacking** [ZSLX13]. **different** [YXK<sup>+</sup>12]. **dimension** [RTG<sup>+</sup>07]. **Direct** [LLRC17]. **Direct-Mapped** [LLRC17]. **Directed** [HYAR<sup>+</sup>15, VZS<sup>+</sup>18, LFX09, NED<sup>+</sup>13, SEP07, WM10]. **directives** [CXW<sup>+</sup>12]. **Directories** [PT17]. **Dirty** [LLRC17]. **Dirty-Block** [LLRC17]. **discard** [LWWH12]. **Discrete** [ZSM<sup>+</sup>16]. **DisIRer** [HLC10]. **Disjoint** [SJA12]. **Disk** [LYK<sup>+</sup>15]. **disparate** [WLZ<sup>+</sup>10]. **Dispatch** [LLRC17]. **dispatching** [LZ12]. **dissemination** [LZYZ09]. **Distance** [DAD16, GGFPRG12, KR19, FER<sup>+</sup>13, FTLG11]. **Distance-aware** [GGFPRG12]. **Distance-Based** [DAD16]. **Distilling** [JEBJ08]. **Distinguished** [Aca16, Ano15, Bil19, Ano13a]. **distribute** [RFD13]. **Distributed** [KHS<sup>+</sup>14, KAC<sup>+</sup>18, ZPC06]. **Divergence** [LWL18, SMK15]. **Divergent** [GR15]. **Diverse** [LP17]. **diversification** [CDM13]. **Diversity** [TDO16b, KNBK12]. **DJ** [DDU12]. **DJ-graphs** [DDU12]. **DLP** [SNL<sup>+</sup>04]. **Do** [ZPR<sup>+</sup>17]. **Doesn't** [LKV12]. **Domain** [GáSÁ<sup>+</sup>16, GáSÁ<sup>+</sup>13]. **Domains** [SW17a]. **DPCS** [GBD<sup>+</sup>15]. **DPM** [GK13]. **Dragonfly** [CVB15]. **DRAM** [CAGS17, HCC<sup>+</sup>14, JLCR13, LLRC17, LCL<sup>+</sup>14, OTR<sup>+</sup>18, TKM14, VPTS19, XHJY16]. **DRAMCache** [PG17]. **DRAMs** [LSC<sup>+</sup>15]. **Drift** [SZJK18]. **Driven** [ME15, ME17, PB15, ZWS<sup>+</sup>16, CDM13, FTLG11, SLP08, WTFO14, XT09, ZCS06]. **Dropping** [GFD<sup>+</sup>14]. **DSL** [PBY<sup>+</sup>17]. **DSPs** [VCJ<sup>+</sup>17]. **Dual** [EPS18, WZG<sup>+</sup>19]. **Dual-Page** [WZG<sup>+</sup>19]. **DUCATI** [JED19]. **duplication** [KS11, LKL<sup>+</sup>13]. **DVFS** [EE11, GK13]. **Dynamic** [BHC<sup>+</sup>16, DGGL16, DD16, DJB13, FER<sup>+</sup>13, FTLG11, FSYA09, GAM12, GDL16, GBD<sup>+</sup>15, HWL<sup>+</sup>19, KE15, KPP<sup>+</sup>15, KMG14, KKAR16, LKL<sup>+</sup>13, Lee16, LPZI12, LTX16, LHW<sup>+</sup>19, RHC15, SV05, SHD15, WWH<sup>+</sup>16, XHJY16, ZWY17, BBG13, DWDS13, GHS12, HS06, HWH<sup>+</sup>11, HVJ06, JSH09, LWH11, LJMG12, LCL<sup>+</sup>14, MG12, NED<sup>+</sup>13, WSC<sup>+</sup>13, XMM04, ZZQ<sup>+</sup>05]. **Dynamically** [LZ12, PGB12, KS11].

**eager** [JLCR13]. **early** [JOA<sup>+</sup>09b, SLP08]. **Easy** [TDG13]. **ECC** [CWMC16]. **ECCs** [ZWL<sup>+</sup>19]. **ECS** [SPM17]. **Editorial** [CT08]. **EECache** [CPS<sup>+</sup>15]. **Effective** [GMGZP14, HVJ06, KH18, PGB16, SSW16, SPS17, KHW<sup>+</sup>05, LWH11, RPS06, SBC05]. **Effectiveness** [JRK16]. **Effects** [DRHK15, MGI15, CK11]. **Efficiency** [AJK<sup>+</sup>12, CAMJ15, CSK19, HLSW17, LMSE18, LAAMJ15, OTR<sup>+</sup>18, OAM19, TCS16, ZJJ<sup>+</sup>15, BSWLE13, CWS06, RCG<sup>+</sup>10a, ZSLX13]. **Efficient** [AYC16, BC13, CC13, CPS<sup>+</sup>15, DDU12, DD16, GáSÁ<sup>+</sup>16, GNB08, HAC13, HEMK17, IMS<sup>+</sup>08, KR19, KAC<sup>+</sup>18, KH18, KMG14, LWH11, LDC15, MCB<sup>+</sup>12, MKKE15, MAD17, NMKS06, PS15, SN17, TDP15, TTS19, WZG<sup>+</sup>19, YMM<sup>+</sup>15, ZPC06, ZHS<sup>+</sup>19, ZLJ18, ZZQ<sup>+</sup>05, APG13, ARS04, CW13, CWCS13, DCP<sup>+</sup>12, GW08, JSL13, JOA<sup>+</sup>09a, KHW<sup>+</sup>05, LZYZ09, LMJ13a, LHZ13, Nas13, PLL10, RFD13, SPGE06, SHC13, SB09, TDG13, XCC<sup>+</sup>13, ZGC<sup>+</sup>12, FSYA09, SLA<sup>+</sup>07]. **Efficiently** [NRQ16a, PCT12, RHC15, ZWL<sup>+</sup>19]. **EFGR** [TKM14]. **Elastic** [Per18]. **Element** [LVR<sup>+</sup>15]. **elementary** [LDG<sup>+</sup>13]. **Eliminating** [RCG<sup>+</sup>10b]. **elimination**

[JLER12, VED07]. **Embedded** [GTT<sup>+</sup>16, GKCE17, KE15, KTAE16, CPP08, CDM13, GHS12, MP13, SHC13, SD12, XT09]. **embedding** [KKM<sup>+</sup>13]. **emergencies** [RCG<sup>+</sup>10b]. **emerging** [DXMJ11, XCC<sup>+</sup>13]. **empirical** [AvRF07]. **Emulation** [NZ15, TKKM15]. **Emulators** [HHC<sup>+</sup>16, TKKM15]. **Enabling** [BGG<sup>+</sup>15, CC18, HNKK17, KHN<sup>+</sup>18, SKAEG16]. **Encoding** [TDP15, ZX19]. **End** [ZJJ<sup>+</sup>15]. **Endurance** [WDXJ14]. **Endurance-aware** [WDXJ14]. **Energy** [AJK<sup>+</sup>12, AYC16, ASP17, CPS<sup>+</sup>15, DH16, GKCE17, GFD<sup>+</sup>14, HMYZ15, JOA<sup>+</sup>09a, KAC<sup>+</sup>18, LMSE18, LSC<sup>+</sup>15, LMA<sup>+</sup>16, MCB<sup>+</sup>12, MTK18, MKKE15, MAD17, MPW<sup>+</sup>17, OTR<sup>+</sup>18, PM17, RTK15, SW17b, SN17, SB09, TCS16, TTS19, ZJJ<sup>+</sup>15, ZFT<sup>+</sup>18, ZCF18, AVG12, BSWLE13, CWS06, CWCS13, FBWS13, GWS13, GKP14, LTG12, LGAZ07, LZY09, LMJ<sup>+</sup>13b, LHZ13, SPGE06, SHC13, TDG13, ZHD<sup>+</sup>04, ZVYN05, ZGC<sup>+</sup>12, ZSLX13]. **Energy-** [SB09]. **Energy-Efficient** [AYC16, CPS<sup>+</sup>15, KAC<sup>+</sup>18, MKKE15, MAD17, SN17, TTS19, JOA<sup>+</sup>09a, CWCS13, LZY09, LHZ13, SPGE06, SHC13, TDG13, ZGC<sup>+</sup>12]. **Energy-Optimal** [SW17b]. **Energy-Performance** [MTK18, ZCF18]. **Energy-Proportional** [DH16]. **Enforcement** [AHA<sup>+</sup>19, GWM07]. **Engine** [LP17, PB15, RMA14, WLZ<sup>+</sup>13, CW13]. **Engines** [MGI15, TBS06]. **Enhance** [GAM12]. **Enhanced** [TKM14]. **enumeration** [SWH09]. **Environment** [KMG14]. **environments** [RGG<sup>+</sup>12, WWWL13]. **EOLE** [EPS17]. **Era** [GBD<sup>+</sup>15, LNLK13, PCT12]. **Error** [DGI<sup>+</sup>14, CWMC16, DSH<sup>+</sup>18, LSC<sup>+</sup>15, SPM17, TZK18, YEI<sup>+</sup>14, CCZ13, LKL<sup>+</sup>13]. **Error-Correcting** [SPM17]. **Error-Tolerant** [DSH<sup>+</sup>18]. **Errors** [FWJ<sup>+</sup>16, ZWS<sup>+</sup>16]. **essence** [JEBJ08]. **Estimation** [WAST16, XHJY17, LTG12]. **Evaluate** [TDO16a]. **Evaluating** [CCM<sup>+</sup>16, CWS06, HWH<sup>+</sup>11, SSK11, SW17a].

**Evaluation** [BC13, CHE<sup>+</sup>14, FWJ<sup>+</sup>16, AvRF07, KWTD09, LCC11, LAS<sup>+</sup>08, RGG<sup>+</sup>12, ZK05]. **Evaluator** [JSL13]. **Evaluator-executor** [JSL13]. **event** [GWM07]. **Evolving** [VGX16]. **Examining** [ZWS<sup>+</sup>16]. **exascale** [DXMJ11]. **ExaStencils** [KL19]. **exception** [HWM14]. **Exceptionization** [YKM17]. **Exclusivity** [YDL<sup>+</sup>17]. **Execution** [ASP17, CC18, DT17, GMGZP14, HAC13, HEMK17, KS16, ME15, MAD17, NZ15, PVA<sup>+</sup>17, PS15, SEF<sup>+</sup>19, SYE19, VSDL16, WLZ<sup>+</sup>13, ZX19, ZCCD16, ZLJ18, GB06, LZ12, LHZ13, SJA12, VTN13, XIC12, ZG05]. **Executions** [NDP17]. **executor** [JSL13]. **exhaustive** [KWTD09]. **Existing** [YEI<sup>+</sup>14]. **Expanding** [YBSY19]. **Expansion** [PM17, ZLC<sup>+</sup>15]. **explicit** [STLM12]. **Exploit** [AAI<sup>+</sup>16]. **Exploiting** [AIVL13, ASK<sup>+</sup>16, HWJ<sup>+</sup>15, GK10, LHW<sup>+</sup>19, MA08, NKH16, YEI<sup>+</sup>14, YZ08, YZL<sup>+</sup>10, ZX16, LYYB07, PCT12, RLS13, SNL<sup>+</sup>04, JOA<sup>+</sup>09b]. **Exploration** [BKM<sup>+</sup>17, KL19, MNC<sup>+</sup>16, CPP08, IMS<sup>+</sup>08, KWTD09, VHKP11, WLZ<sup>+</sup>10]. **Explorations** [BGG<sup>+</sup>15]. **Exploring** [CK11, JK13, JOA<sup>+</sup>09b, MBKM12, MSK05, SKPD19, BE13, DJX13]. **Exposing** [CSK19]. **Express** [DJC16]. **Expression** [BC13]. **expressions** [JSH09]. **Expressiveness** [PC13]. **Extendable** [CXW<sup>+</sup>12]. **extended** [SJV08]. **Extending** [DBH16, DSH<sup>+</sup>18, JED19, VCJ<sup>+</sup>17]. **extension** [DCP<sup>+</sup>12]. **Extensions** [KHS<sup>+</sup>14]. **Extractor** [DAP<sup>+</sup>15]. **Extreme** [CAY<sup>+</sup>18, JLJ<sup>+</sup>18a]. **Extreme-Scale** [CAY<sup>+</sup>18, JLJ<sup>+</sup>18a].

**Factorizations** [AP17]. **Facts** [Mic16]. **Failures** [NRQ16a]. **Fair** [LMCV13]. **Fairness** [GWM07, LY16]. **Falcon** [CNS16a]. **false** [BCVT13]. **Fast** [BC13, CCPG13, KCP13, KHW<sup>+</sup>05,



MKKE15, NRQ16b, NTG13, PRMH13, SZJK18, LMJ13a, SPGE06, TDG13]. **Fast-Drift-Aware** [SZJK18]. **Faster** [PCM16]. **fat** [BRSJG12, PRMH13]. **fat-trees** [BRSJG12]. **Fault** [CEP<sup>+</sup>16, PHBC17, RHLA14, RCV<sup>+</sup>05]. **faults** [BSO07, SSC<sup>+</sup>13]. **FaultSim** [NRQ16b]. **Feature** [TKM14, LBO14]. **Federation** [BTS10]. **Feedback** [CDM13, NED<sup>+</sup>13, ZWS<sup>+</sup>16, WM10]. **Feedback-directed** [NED<sup>+</sup>13, WM10]. **Feedback-Driven** [ZWS<sup>+</sup>16, CDM13]. **Fence** [MNSC16]. **fetch** [EE09, GWS13, JLER12, SRLPV04]. **FFT** [GS12]. **File** [TS15, VZS<sup>+</sup>18, YBSY19, GKP14, SJV08]. **Files** [YWXW12]. **filter** [BSWLE13]. **Filtering** [ZCCD16]. **Financial** [ABB<sup>+</sup>16]. **Finding** [PJ13]. **Fine** [AZG17, BSSS14, EE11, HYYAM16, MPW<sup>+</sup>17, TKM14, WM11, YEI<sup>+</sup>14, LT13]. **Fine-Grain** [AZG17, HYYAM16]. **Fine-Grained** [BSSS14, MPW<sup>+</sup>17, YEI<sup>+</sup>14, EE11, WM11, LT13]. **Finite** [LVR<sup>+</sup>15, VW11]. **FinPar** [ABB<sup>+</sup>16]. **first** [OAM19]. **fixed** [CS13]. **fixed-point** [CS13]. **FLARES** [DGI<sup>+</sup>14]. **Flash** [DGI<sup>+</sup>14, SZJK18, ZWL<sup>+</sup>19]. **Flexible** [CC13, OAB12, SHC13, ZZQ<sup>+</sup>05]. **FlexSig** [OAB12]. **flight** [SSH<sup>+</sup>13]. **Floating** [ASS17, BWG<sup>+</sup>12, CS13]. **floating-** [CS13]. **Floating-Point** [ASS17, BWG<sup>+</sup>12]. **Flow** [BRJM15, CWW<sup>+</sup>16, DMR<sup>+</sup>16, GAM12, HAC13, LY16, MMT<sup>+</sup>12, SMK15, FSYA09, JA14, KHL<sup>+</sup>13, MBKM12, Nas13, PC13, TG07]. **Flow-Based** [LY16]. **flow-sensitive** [Nas13]. **FluidCheck** [KS16]. **fly** [VHKP11, WWY<sup>+</sup>12]. **Focal** [DSK19]. **Focal-Plane** [DSK19]. **Format** [BJWS18]. **Formation** [HWL<sup>+</sup>19, KTAE16, FSYA09]. **Formulating** [MAN<sup>+</sup>08]. **Four** [TDO16a]. **FPGA** [CS13, CWW<sup>+</sup>16, CDPD13, MTK18]. **FPGA-Based** [MTK18]. **FPGA-processor** [CS13]. **FPGAs** [FBWS13, GNB08, PI12]. **fractal** [JYJ<sup>+</sup>13]. **fractal-based** [JYJ<sup>+</sup>13]. **Fraction** [SPS17]. **frame** [GK13]. **frame-based** [GK13]. **Framework** [ASS17, AMP<sup>+</sup>16, GTT<sup>+</sup>16, GáSÁ<sup>+</sup>16, KPP<sup>+</sup>15, LAS<sup>+</sup>13, LSC<sup>+</sup>15, PWP19, SYE19, WMGS19, ZLYZ16, ZFT<sup>+</sup>18, ZLYW18, AS13, BCVN10, CS10, DJX13, HEL<sup>+</sup>09, KKM<sup>+</sup>13, LCC11, LCH<sup>+</sup>04, LFC13, LHWB12, PGB13, YXK<sup>+</sup>12]. **Free** [MNSC16, YPT<sup>+</sup>16, BRSJG12, GS12]. **Frequency** [BHC<sup>+</sup>16]. **friendly** [CRSP09]. **Front** [ZJJ<sup>+</sup>15]. **Front-End** [ZJJ<sup>+</sup>15]. **FTL** [HWJ<sup>+</sup>15]. **Full** [HHC<sup>+</sup>16, MMT<sup>+</sup>12, SWF16, TKKM15]. **Full-System** [SWF16]. **Fully** [HWJ<sup>+</sup>15, BRSJG12]. **Function** [SKPD19]. **Functional** [GáSÁ<sup>+</sup>16, GÁSÁ<sup>+</sup>13, YCCY11]. **Functions** [SSRS15, HWX<sup>+</sup>13, LDG<sup>+</sup>13]. **fundamental** [VE13]. **Fuse** [NDP17]. **Fused** [VPTS19]. **Fusing** [VPTS19, WM10]. **Future** [GB06, MMS15, DXMJ11, LMJ13a]. **gap** [HCC<sup>+</sup>14]. **Garbage** [ASV<sup>+</sup>16]. **Gating** [KMG14, ZCF18, WYCC11, YCCY11]. **GEMM** [SLJ<sup>+</sup>19]. **General** [CAMJ15, SW17a, LHY<sup>+</sup>06]. **General-Purpose** [CAMJ15]. **Generalized** [FDF<sup>+</sup>14, GGK18, SDH<sup>+</sup>15]. **Generalizing** [Jim09]. **generate** [KBR<sup>+</sup>13]. **Generating** [AZG17, RHC15]. **Generation** [DSK19, HEMK17, GNB08, HLR<sup>+</sup>13, JLER12, LBO14, LHY<sup>+</sup>06, VJC<sup>+</sup>13]. **Generator** [KL19, PAVB15]. **Generic** [WMGS19]. **GenMatcher** [WMGS19]. **Getting** [MWJ19]. **Global** [CCL<sup>+</sup>13, MPPS18, BZS13]. **good** [PJ13]. **Governors** [SW17b]. **GP** [LRBG15, MYG15, MYKG16]. **GP-GPUs** [LRBG15]. **GP-SIMD** [MYKG16]. **GPGPU**

[BGG<sup>+</sup>15, HLSW17, MBKM12, YXK<sup>+</sup>12]. **GPGPU**s [ZJJ<sup>+</sup>15]. **GPU** [BJWS18, DS16, HLR<sup>+</sup>13, JED19, JGSM15, KHN<sup>+</sup>18, LHC<sup>+</sup>17, LMZ18, LWL18, LAAMJ15, LFC13, RB13, SEF<sup>+</sup>19, SNN<sup>+</sup>19, TBC<sup>+</sup>12, VC16, VZS<sup>+</sup>18, WGO15, ZSLX13]. **GPU-accelerated** [JED19]. **GPU-Based** [WGO15]. **GPUs** [ASS17, CSK19, DS16, DNT16, FBWS13, JAK17, KR19, LRBG15, NC15, SHLM14, WYCC11, YBSY19, ZSM<sup>+</sup>16]. **gradient** [HAJ<sup>+</sup>12]. **gradient-based** [HAJ<sup>+</sup>12]. **Gradients** [FWJ<sup>+</sup>16]. **Grain** [AZG17, HYYAM16, LMSE18, MAD17]. **Grained** [BSSS14, MPW<sup>+</sup>17, TD16, YEI<sup>+</sup>14, EE11, KCP13, LT13, WM11]. **Granularity** [DRHK15, NRQ16a, TKM14]. **Graph** [CNS16a, KKAR16, YWXW12, ZLJ18, DS12, LFX09]. **Graphics** [ASS17, FSYA09, ZSLX13]. **Graphs** [BRJM15, Lee16, RHC15, VGX16, BZS13, DDU12, MG13]. **gshare** [TS05]. **Guarded** [PS15]. **Guided** [GTT<sup>+</sup>16, HWL<sup>+</sup>19, CS13, LZL<sup>+</sup>13, RCG<sup>+</sup>10b, SSU<sup>+</sup>13].

**Hadoop** [KHS<sup>+</sup>14]. **Halide** [VCJ<sup>+</sup>17]. **halting** [ZVYN05]. **Hamming** [CVB15]. **handling** [HWM14, HWH<sup>+</sup>11, LWH11]. **HAP** [WJXC17]. **hard** [BSO07]. **Hardening** [PHBC17]. **Hardware** [BGG<sup>+</sup>15, CDPN16, DHK18, DD16, JDZ<sup>+</sup>13, KAC15, LMJ<sup>+</sup>13b, NDP17, PVA<sup>+</sup>17, RHLA14, SKAEG16, SWF16, TGAG<sup>+</sup>12, USCM16, WCI<sup>+</sup>16, ZHS<sup>+</sup>19, ZLC<sup>+</sup>15, ZSM<sup>+</sup>16, ATGN<sup>+</sup>13, CS10, CI13, FSYA09, GNB08, HCC<sup>+</sup>14, MMdS06, OAB12, RLS13, RPE12, YJTF13, ZSCM08]. **Hardware-Accelerated** [SWF16]. **Hardware-Assisted** [CDPN16, JDZ<sup>+</sup>13]. **Hardware-Based** [ZLC<sup>+</sup>15, ZSM<sup>+</sup>16]. **hardware/software** [CS10, HCC<sup>+</sup>14, MMdS06]. **Hash** [SBS16]. **Hash-Based** [SBS16]. **HASHCache** [PG17]. **HC** [CDPD13]. **HC-CART** [CDPD13]. **header** [VED07]. **Healthy** [JLJ<sup>+</sup>18b]. **heap** [WWY<sup>+</sup>12]. **Heterogeneity** [PG17, SB09]. **Heterogeneity-Aware** [PG17]. **Heterogeneous** [AEJE16, ASV<sup>+</sup>16, ASP17, CNS16a, CWW<sup>+</sup>16, DMR<sup>+</sup>16, FDF<sup>+</sup>14, GTT<sup>+</sup>16, GHH15, HAM17, HMYZ15, KRHK16, LP17, PG17, PBY<sup>+</sup>17, TDO16a, TDO16b, TTS19, USCM16, WGO15, ZFL18, BBG13, KNBK12, LHZ13, PM12, TDG13, VE13, WFKL10]. **Heuristics** [MKKE15, TR13]. **hide** [CST<sup>+</sup>06]. **Hiding** [GW08]. **Hierarchical** [ASK<sup>+</sup>16, CDPN16, ZGP15, SW13]. **Hierarchies** [SKH<sup>+</sup>16, DJX13]. **Hierarchy** [AYC16, ZDC<sup>+</sup>16, ZSM<sup>+</sup>16]. **High** [CAY<sup>+</sup>18, CHE<sup>+</sup>14, CAMJ15, GGK18, JED19, ME17, SWU<sup>+</sup>15, SLJ<sup>+</sup>19, TCS16, TKM14, USCM16, ASK13, BCVN10, CK11, CDM13, GW08, KBR<sup>+</sup>13, OGK<sup>+</sup>12, SRLPV04, SD12, ZVYN05]. **High-Efficiency** [CAMJ15]. **High-Level** [CHE<sup>+</sup>14, BCVN10]. **High-Order** [CAY<sup>+</sup>18]. **High-Performance** [GGK18, SLJ<sup>+</sup>19, TKM14, USCM16, JED19, CK11, CDM13, GW08, KBR<sup>+</sup>13, SRLPV04, SD12, ZVYN05]. **high-radix** [ASK13]. **high-throughput** [OGK<sup>+</sup>12]. **Highly** [TMP16]. **Histogram** [FWJ<sup>+</sup>16]. **hits** [CA11]. **HMTT** [HCC<sup>+</sup>14]. **Homogeneous** [CC18]. **HotSpot<sup>TM</sup>** [KWM<sup>+</sup>08]. **HPar** [ZBH<sup>+</sup>13]. **HPC** [ACA<sup>+</sup>19, MP13, PLT<sup>+</sup>15, SLJ<sup>+</sup>18, ZPR<sup>+</sup>17]. **HPCG** [AYL<sup>+</sup>18]. **HRF** [GHH15]. **HRF-Relaxed** [GHH15]. **HTML** [ZBH<sup>+</sup>13]. **HTML5** [NKH16]. **HW** [KMG14, LYK<sup>+</sup>15, TS15]. **HW/SW** [KMG14]. **Hybrid** [AR13, CA11, DXMJ11, HWJ<sup>+</sup>15, JYE<sup>+</sup>16, KAC<sup>+</sup>18, WJXC17, CS13, DZC<sup>+</sup>13, HCC<sup>+</sup>14, MMdS06, RBM10, WLZ<sup>+</sup>10]. **Hybrid-Memory-Aware** [WJXC17]. **I-Cache** [ZWY17]. **I/O** [DCP<sup>+</sup>12, RHLA14]. **IATAC** [AGVO05].

**Identification** [WCI<sup>+</sup>16]. **Idiom** [KKM<sup>+</sup>13]. **Idle** [SEF<sup>+</sup>19, WFKL10]. **Idle-Time-Aware** [SEF<sup>+</sup>19]. **IEEE** [LDG<sup>+</sup>13]. **IEEE-754** [LDG<sup>+</sup>13]. **ILP** [SNL<sup>+</sup>04]. **Image** [PBY<sup>+</sup>17, CI13]. **Imaging** [VCJ<sup>+</sup>17]. **Impact** [BCVN10, CCM<sup>+</sup>16, JRK16, SMK15, RGG<sup>+</sup>12, SSC<sup>+</sup>13]. **implants** [SSPL<sup>+</sup>13]. **Implementation** [BGG<sup>+</sup>15, CDPD13, LHZ13, PLL10, SSS<sup>+</sup>04, ZK05, AvRF07]. **Implementing** [CWW<sup>+</sup>16, JSM<sup>+</sup>04, MAN<sup>+</sup>08, OAB12]. **Implications** [CVB15, HYYAM16, KAC15, LS10]. **Implicit** [BWLRO6]. **Improve** [CSK19, LMZ18, OTR<sup>+</sup>18, VCJ<sup>+</sup>17, ATGN<sup>+</sup>13, BSWLE13, KGK10, LBJ05, LZ12, MG12, RWY13, SPS12]. **Improved** [BCVT13, GMGZP14, NB13, VZS<sup>+</sup>18, ZJJ<sup>+</sup>15]. **Improvement** [SKKB18]. **Improvements** [LBM13, PM17, SPM17]. **Improving** [AJK<sup>+</sup>12, CAGS17, CG15b, DHK18, HWJ<sup>+</sup>15, HLSW17, JK17, KLMP12, LGP<sup>+</sup>16, LMSE18, LYH16, LAAMJ15, OAM19, RJSA18, YBSY19, ZFT<sup>+</sup>18, ZWHM05]. **in-flight** [SSH<sup>+</sup>13]. **In-Memory** [WZG<sup>+</sup>19, ZLYW18]. **In-Order** [BEE15, MAD17, SPH<sup>+</sup>17, BB04]. **in-order/out-of-order** [BB04]. **in-place** [GS12]. **inclusive** [AIVL13, TKJ13]. **Increasing** [TZK18]. **independent** [BVIB12]. **indexing** [TS05]. **Indirect** [DGGL16, HWH<sup>+</sup>11, MG12]. **indirections** [AFD07, AFD12]. **Industrial** [GHH15]. **Infer** [HJW15]. **inference** [LB10]. **Influence** [ZWS<sup>+</sup>16]. **Information** [GAM12, KHL<sup>+</sup>13, MMT<sup>+</sup>12, LMJ13a, VSP<sup>+</sup>12]. **Informed** [SYX<sup>+</sup>15]. **Infrastructures** [FCD<sup>+</sup>17]. **Innovative** [BKM<sup>+</sup>17]. **inputs** [BE13]. **Instruction** [CSK19, HNKK17, SPGE06, SKPD19, ACGK04, AR13, BVIB12, CS10, CSVM04, GWS13, HL07, KS11, SSR13, VS11, XL07, ZHD<sup>+</sup>04, ZK06]. **Instruction-Level** [HNKK17]. **instructions** [MG12, RFD13, SHC13]. **Integer** [ÅJE<sup>+</sup>16, SLM12, BWG<sup>+</sup>12]. **Integrated** [DJC16, LYK<sup>+</sup>15, PG17, SPH<sup>+</sup>17, VFJ<sup>+</sup>17, YJTF13]. **Integrating** [WTF014]. **Integration** [JDZ<sup>+</sup>13]. **Integrity** [KK15]. **intelligent** [TBC<sup>+</sup>12]. **Intensity** [LVR<sup>+</sup>15]. **Intensive** [RHLA14, ZX19, YLTL04]. **Inter** [LBM13, TC07]. **Inter-cluster** [TC07]. **Inter-Core** [LBM13]. **Interaction** [FBHN04]. **Interactions** [EPS17]. **Intercepting** [SSRS15]. **Intercommunication** [TMP16, MP13]. **Interconnect** [BKM<sup>+</sup>17]. **interconnection** [SMK10, SEP07]. **Interconnects** [DH16, XCC<sup>+</sup>13]. **interface** [ZSLX13]. **interferences** [LCL<sup>+</sup>14]. **Interleaved** [AMG16]. **Interleaving** [WWC<sup>+</sup>16]. **Intermediate** [RJSA18]. **Internal** [HWJ<sup>+</sup>15]. **Internet** [AVG12]. **interpreter** [RWY13]. **interprocedural** [SV05]. **interval** [SV05]. **Intraprogram** [XMM04]. **Intrinsic** [JRK16]. **Introduction** [CT04, CT05, CT06, CT07, SD12]. **intrusion** [TBS06]. **IOV** [DCP<sup>+</sup>12]. **IP** [WYJL10]. **Irregular** [RMA14, SN17, AFD12]. **ISA** [CG14, SHC13, VE13]. **ISAs** [PS15]. **Isolation** [LDC15]. **Issue** [DD16, MMS15, BB04, CDM13, GWS13, PI12, SD12]. **ITAP** [SEF<sup>+</sup>19]. **Iteration** [WWC<sup>+</sup>16]. **Iterative** [CNS<sup>+</sup>16b, FXC<sup>+</sup>15, GGS<sup>+</sup>17, GGS<sup>+</sup>19, SYE19, CFH<sup>+</sup>12]. **Java** [HWM14, KWM<sup>+</sup>08, LBJ05, VED07, WHV<sup>+</sup>13, YKM17, YLW08]. **JavaScript** [MGI15, NKH16, PCM16, PKPM19]. **JIT** [HWM14, JK13, NED<sup>+</sup>13]. **job** [EE12]. **Joint** [TS15, LGAZ07]. **jump** [MG12]. **just** [KHL<sup>+</sup>13]. **just-in-time** [KHL<sup>+</sup>13]. **Kernel** [DSK19, LP17, SNN<sup>+</sup>19]. **kilo** [CSVM04]. **kilo-instruction** [CSVM04]. **L1** [HK14, LZL<sup>+</sup>13]. **L2**

[AGVO05, CST<sup>+</sup>06, SLP08, SBC05].  
**L2-miss-driven** [SLP08]. **Lane** [WWC<sup>+</sup>16].  
**Language** [CNS16a]. **Languages**  
[DHD<sup>+</sup>14, YKM17, NED<sup>+</sup>13]. **LAPPS**  
[KFEG18]. **Large** [NRQ16a, SKH<sup>+</sup>16,  
KWCL09, RCV<sup>+</sup>12, SMK10]. **Large-Scale**  
[SKH<sup>+</sup>16, RCV<sup>+</sup>12, SMK10]. **Last**  
[CPS<sup>+</sup>15, LBM13, WDX14, WJXC17,  
AGI<sup>+</sup>12, AIVL13, VSP<sup>+</sup>12, ZDC<sup>+</sup>12].  
**Last-Level**  
[CPS<sup>+</sup>15, LBM13, WDX14, WJXC17,  
AGI<sup>+</sup>12, AIVL13, VSP<sup>+</sup>12, ZDC<sup>+</sup>12].  
**Latency** [HAM17, HK14, KCA<sup>+</sup>13, PM17,  
MP13, SW13, WYJL10, YLTL04].  
**Latency-Tolerant** [HAM17]. **Lattice**  
[CG15b, PAVB15]. **Lattice-Based** [CG15b].  
**Lattice-Boltzmann** [PAVB15]. **Law**  
[DSH<sup>+</sup>18]. **Layer** [ERAG<sup>+</sup>16, JLJ<sup>+</sup>18a,  
LGP<sup>+</sup>16, OTR<sup>+</sup>18, WAST16].  
**Layer-Centric** [JLJ<sup>+</sup>18a]. **Layout**  
[CYXF13, WG17]. **Layout-oblivious**  
[CYXF13]. **Layouts** [BSL17]. **LD** [LHC<sup>+</sup>17].  
**LDAC** [SKH<sup>+</sup>16]. **leakage** [HL07, MSK05].  
**Learning** [ABP<sup>+</sup>17, JPS17, JLJ<sup>+</sup>18a,  
MCB<sup>+</sup>12, RSK<sup>+</sup>18, DJB13, LBO14, SPS12,  
TR13, WO13, WTFO14]. **Learning-Based**  
[JPS17]. **Legacy** [MNSC16]. **legalization**  
[AR13]. **Less** [ZPR<sup>+</sup>17]. **Level**  
[BGG<sup>+</sup>15, CHE<sup>+</sup>14, CPS<sup>+</sup>15, HNKK17,  
HK14, JYE<sup>+</sup>16, LCS<sup>+</sup>19, LMZ18, LBM13,  
MGI15, PLT<sup>+</sup>15, RLBBN15, SWU<sup>+</sup>15,  
WDX14, WJXC17, AGI<sup>+</sup>12, AIVL13,  
BCVN10, EE09, GMW09, GPL<sup>+</sup>05, LCL<sup>+</sup>14,  
PCT12, VSP<sup>+</sup>12, YBSY19, ZDC<sup>+</sup>12].  
**Level-1** [HK14]. **Leveling** [JDZ<sup>+</sup>13].  
**Levels** [RJSA18, RCV<sup>+</sup>12, SLA<sup>+</sup>07].  
**Leveraging**  
[GAM12, LMJ13a, NZ15, SHLM14].  
**Liberalization** [MY16]. **libraries** [BCM11].  
**Library** [FDF<sup>+</sup>14]. **Library-Based**  
[FDF<sup>+</sup>14]. **Lifetime**  
[PM17, SPM17, TZK18, XC06]. **LIGERO**  
[APG13]. **Light** [CBD15, APG13].  
**Lightweight** [DT17, SLJ<sup>+</sup>18, BWG<sup>+</sup>12,  
DMG13, LNLK13]. **like** [Mic18]. **limitation**  
[DZC<sup>+</sup>13]. **Limitations** [JRK16]. **limited**  
[CZ07]. **limits**  
[JOA<sup>+</sup>09b, MBKM12, MSK05]. **line**  
[WDXJ14]. **Linear** [ÅJE<sup>+</sup>16]. **lines**  
[AGVO05]. **linked** [FLG12]. **Links**  
[ACA<sup>+</sup>19]. **List**  
[Aca16, Ano13a, Ano15, Bill19]. **Live**  
[ZPR<sup>+</sup>17]. **liveness** [BZS13, DDU12]. **LLC**  
[FQRG13, VPTS19, ZCF18]. **LLC-memory**  
[FQRG13]. **LLVM** [DAP<sup>+</sup>15].  
**LLVM-Based** [DAP<sup>+</sup>15]. **Load**  
[OAM19, PGB16]. **Load-Balancing**  
[PGB16]. **Loading** [PCM16]. **Loads**  
[YPT<sup>+</sup>16]. **Local** [LVR<sup>+</sup>15, DHC<sup>+</sup>13].  
**Locality** [ASK<sup>+</sup>16, CG15a, KFEG18,  
SKH<sup>+</sup>16, ZCQ<sup>+</sup>19, AIVL13, FER<sup>+</sup>13].  
**Locality-Aware**  
[CG15a, KFEG18, SKH<sup>+</sup>16]. **Localization**  
[CEP<sup>+</sup>16]. **location** [KHN<sup>+</sup>18, YLW08].  
**Lock** [CWCS13]. **Lock-contention-aware**  
[CWCS13]. **Locking** [ZWY17]. **Loop**  
[ASP17, JK17, LVR<sup>+</sup>15, PHBC17, BCVT13,  
NCC13, SHLM14, SLM12, YZL<sup>+</sup>10].  
**loop-dependent** [YZL<sup>+</sup>10]. **Loops**  
[CNS<sup>+</sup>16b, SN17, SRC16, JSL13, KLMP12,  
RTG<sup>+</sup>07]. **Low** [BGG<sup>+</sup>15, CAMJ15,  
DJL<sup>+</sup>12, GG18, GáSÁ<sup>+</sup>16, GDL16, LGP<sup>+</sup>16,  
LHC<sup>+</sup>17, RTK15, SSW16, SW13, SWU<sup>+</sup>15,  
YEI<sup>+</sup>14, AGI<sup>+</sup>12, BB04, CCZ13, GKP14,  
MA08, SRLPV04, ZVYN05].  
**Low-complexity** [DJL<sup>+</sup>12, SRLPV04].  
**Low-Cost**  
[SSW16, YEI<sup>+</sup>14, AGI<sup>+</sup>12, MA08].  
**low-energy** [GKP14, ZVYN05].  
**Low-latency** [SW13]. **Low-Level**  
[BGG<sup>+</sup>15]. **Low-Overhead**  
[GDL16, LHC<sup>+</sup>17]. **Low-Power**  
[CAMJ15, GáSÁ<sup>+</sup>16, BB04, CCZ13]. **Lower**  
[ESR<sup>+</sup>15]. **lowering** [SSU<sup>+</sup>13]. **LP**  
[GFD<sup>+</sup>14].  
**Machine**  
[ABP<sup>+</sup>17, DJB13, LBO14, SCEG08, SPS12,

WO13, WTF014, WHV<sup>+13</sup>].  
**machine-learning-based** [WTF014].  
**Machines** [BSSS14, JK13, RB13, VED07].  
**MAGIC** [KKW<sup>+15</sup>]. **Main** [ZFT<sup>+18</sup>,  
 ZPR<sup>+17</sup>, DZC<sup>+13</sup>, WSC<sup>+13</sup>, ZDC<sup>+12</sup>].  
**Maintaining** [YCCY11]. **Making**  
 [CRSP09, PLT<sup>+15</sup>, PI12]. **Malicious**  
 [KKW<sup>+15</sup>]. **Malware** [WCI<sup>+16</sup>]. **MAMBO**  
 [GDL16]. **Managed** [YWXW12].  
**Management**  
 [GTT<sup>+16</sup>, GMGZP14, HYAR<sup>+15</sup>, HMYZ15,  
 MPPS18, OTR<sup>+18</sup>, SEF<sup>+19</sup>, SPS17, TTS19,  
 ZDC<sup>+16</sup>, AVG12, FQRG13, GSZI10, HVJ06,  
 KCKG14, LGAZ07, LFX09, LPZI12,  
 RCG<sup>+10a</sup>, RB13, SW13, VS08, WWWL13,  
 WSC<sup>+13</sup>, WDXJ14, WM11, ZYCZ10].  
**Manager** [Per18]. **Managing** [APBR16,  
 HS06, KNBK12, VS11, ZFL18, SSK11].  
**Manipulation** [CNS16a, ZHB18]. **Many**  
 [DT17, FMY<sup>+15</sup>, JLJ<sup>+18a</sup>, PVS<sup>+17</sup>,  
 ZLYZ16, LNLK13, OGK<sup>+12</sup>]. **Many-Core**  
 [FMY<sup>+15</sup>, JLJ<sup>+18a</sup>, PVS<sup>+17</sup>, ZLYZ16,  
 LNLK13, OGK<sup>+12</sup>]. **Many-Cores** [DT17].  
**Manycore** [KS16, KAC<sup>+18</sup>, LAS<sup>+13</sup>,  
 MKKE15, ZCQ<sup>+19</sup>, BTS10]. **map**  
 [WYJL10]. **Mapped** [LLRC17]. **Mapping**  
 [CDPN16, DWDS13, DJC16, MKKE15,  
 SKAEG16, WGO15, YMM<sup>+15</sup>, CCZ13,  
 WYJL10, WTF014]. **MapReduce** [CC13].  
**MAPS** [RLBBN15]. **Masking** [WPJ19].  
**Masses** [BCHC19]. **Massively**  
 [MCB<sup>+12</sup>, RLBBN15]. **Matching** [HJW15,  
 WMGS19, CW13, PLL10, TBS06, VW11].  
**Mathematical** [Mic16]. **MATOG** [WG17].  
**Matrix** [BSL17, YAG<sup>+16</sup>, CYXF13, SJV08].  
**Matrix-Vector** [YAG<sup>+16</sup>]. **maximize**  
 [RCG<sup>+10a</sup>]. **Maximizing**  
 [AEJE16, LWF<sup>+16</sup>]. **Maxine** [WHV<sup>+13</sup>].  
**MaxPB** [LWF<sup>+16</sup>]. **MBZip** [KPM17].  
**McPAT** [LAS<sup>+13</sup>]. **Measuring** [FMY<sup>+15</sup>].  
**Mechanism**  
 [CEP<sup>+16</sup>, SPS17, ZHS<sup>+19</sup>, ZCCD16, GB06,  
 HWX<sup>+13</sup>, KS11, RFD13, SBC05].  
**mechanisms** [HWH<sup>+11</sup>, LCL<sup>+14</sup>, LMMM08].  
**Mechanistic** [BEE15, CHE<sup>+14</sup>]. **media**  
 [SLA<sup>+07</sup>]. **meets** [KHL<sup>+13</sup>]. **Memoization**  
 [SSRS15]. **Memories** [BKM<sup>+17</sup>, DGI<sup>+14</sup>,  
 KRHK16, SPM17, TZK18, WDX15,  
 YMM<sup>+15</sup>, CCZ13, DXMJ11, LCC11].  
**Memory**  
 [AJK<sup>+12</sup>, AYC16, AHA<sup>+19</sup>, CWMC16,  
 CG15b, CSK19, DHK18, DD16, DHD<sup>+14</sup>,  
 ERAG<sup>+16</sup>, EE09, FMY<sup>+15</sup>, GHH15,  
 GMGZP14, GHS12, HNKK17, HHC<sup>+16</sup>,  
 HASA16, JDZ<sup>+13</sup>, JLJ<sup>+18a</sup>, LYK<sup>+15</sup>,  
 LGP<sup>+16</sup>, LP17, MYG15, MYKG16,  
 NRQ16a, NRQ16b, NZ15, OTR<sup>+18</sup>,  
 RLBBN15, SW17a, SMKH15, TKKM15,  
 USCM16, WWH<sup>+16</sup>, WJXC17, WZG<sup>+19</sup>,  
 XHJY16, YBSY19, ZFT<sup>+18</sup>, ZLYW18,  
 ZLC<sup>+15</sup>, ZCQ<sup>+19</sup>, ZDC<sup>+16</sup>, ZWL<sup>+19</sup>,  
 ZSM<sup>+16</sup>, ZPR<sup>+17</sup>, AFD12, ATGN<sup>+13</sup>,  
 CS10, CCZ13, DHC<sup>+13</sup>, DJX13, DZC<sup>+13</sup>,  
 FQRG13, GPL<sup>+05</sup>, JSH09, JSM<sup>+04</sup>, KGK10,  
 KCKG14, LAS<sup>+08</sup>, LGAZ07, LFX09,  
 LCL<sup>+14</sup>, LHWB12, MA08, PLL10, PCT12,  
 RLS13, SV05, SL09, TBC<sup>+12</sup>, TGAG<sup>+12</sup>,  
 VDSP09, VED07, WKCS12, WWWL13,  
 WSC<sup>+13</sup>, WLZ<sup>+10</sup>, YJTF13, YLTL04,  
 YLW08, ZPC06, ZSLX13, ZDC<sup>+12</sup>].  
**Memory-Disk** [LYK<sup>+15</sup>].  
**memory-efficient** [PLL10]. **Memory-level**  
 [EE09]. **Memory-Reliability** [NRQ16b].  
**Memory-Side** [AHA<sup>+19</sup>]. **MemTracker**  
 [VDSP09]. **merge** [DDU12]. **Merging**  
 [TS05, SSU<sup>+13</sup>]. **Message** [ZM15].  
**Message-Passing** [ZM15]. **Meta**  
 [BJWS18]. **Meta-Format** [BJWS18].  
**metafunctions** [LT13]. **Metering**  
 [LMA<sup>+16</sup>, LMJ<sup>+13b</sup>]. **Method**  
 [KTAE16, CWCS13, SHC13]. **Methodology**  
 [TCS16]. **Metric** [SNN<sup>+19</sup>, SPS17].  
**Metrics** [EMR14, TDO16a]. **MIAOW**  
 [BGG<sup>+15</sup>]. **MiCOMP** [ABP<sup>+17</sup>]. **Micro**  
 [CAGS17]. **Micro-Sector** [CAGS17].  
**Microarchitectural**  
 [FMY<sup>+15</sup>, DJB13, LB10].

**Microarchitecture**

[MMS15, ASK13, HS05, RPS06, SSS+04].

**microarchitectures** [ACGK04].**Microbenchmarking** [FMY+15].**Microprocessor**

[KCA+13, BE13, YCCY11].

**microprocessors** [BSO07, RCG+10a].**Migration**

[JLJ+18a, LTX16, LJMG12, MSF+07].

**Million** [CAY+18]. **MIMD** [FSYA09].**MinGLE** [GáSÁ+16]. **miniature** [JEBJ08].**minimal** [XL07]. **MINIME** [DS16].**MINIME-GPU** [DS16]. **minimization**[CH06, SSR13]. **mining** [CDPD13]. **Minos**[CWC06]. **MIPS** [SHD15]. **misaligned**[LWH11]. **Mismatches** [APBR16].**misprediction** [GW08]. **miss** [SLP08].**misses** [CST+06, LS10, VHKP11, Zha08].**Mitigating**

[ABP+17, EPAG16, SYX+15, LCL+14].

**mitigation** [DJL+12]. **mitigations**[CCD12]. **Mixed** [XIC12]. **MLC**[PM17, RJSA18]. **MLC/TLC** [PM17].**mobile** [AvRF07, TBC+12]. **mode** [SW13].**Model** [CC18, DAKK19, ESR+15, GGS+17,

NZ15, SRC16, XHJY17, YCA18, ZHB18,

DC07, MG13]. **Modeling**

[BEE15, KR19, LAS+13, SSC+13, AFD07,

CA11, EE12, IMS+08, XMM04, SSS+04].

**Models** [CHE+14, FCD+17, GGS+19,GHH15, VFW16, LAS+08, XIC12]. **Modern**

[HYYAM16, CCD12, JK13, KNBK12].

**Modification** [GDL16]. **Modify** [RLS15].**Modulo** [LMSE18, KCP13]. **Moldable**[MKKE15]. **Monitoring**

[LHC+17, LMMM08, VDSP09, ZZQ+05].

**monopolizable** [DJL+12]. **Moore**[DSH+18]. **Most** [PLT+15]. **Movement**[ESR+15]. **Moving** [DAKK19]. **MP**[WLZ+13]. **MP-Tomasulo** [WLZ+13].**MPI** [HWX+13, MP13]. **MPSoCs**[DMR+16]. **MRAM** [WDX15].**MRAM-Based** [WDX15]. **MSHRs** [CA11].**Multi** [CC18, FMY+15, FCD+17, GVT+17,

JPS17, LGP+16, PGB16, SPS17, ZCF18,

CDPD13, GWS13, LFC13, PM12, RB13,

RPE12, ZGC+12]. **Multi-** [FMY+15].**Multi-Agent** [JPS17]. **Multi-Core**

[CC18, SPS17, PM12, ZGC+12].

**Multi-Cores** [ZCF18]. **Multi-CPU**[PGB16]. **multi-FPGA** [CDPD13].**multi-GPU** [LFC13, RB13]. **multi-issue**[GWS13]. **Multi-Layer** [LGP+16].**multi-server** [RPE12]. **Multi-Tenant**[FCD+17]. **Multi-Threaded** [GVT+17].**Multibank** [CG15b]. **Multiblock** [KPM17].**multicharacter** [CW13]. **Multicore**

[ASV+16, BHC+16, CC13, CG15a, CDPN16,

DS16, DAKK19, HMYZ15, HEMK17, KE15,

KK15, LAS+13, LMA+16, LYH16, PT17,

PGB16, SLJ+18, SKH+16, ZDC+16, CG14,

CK11, CWCS13, DEE13, FBWS13,

HWX+13, LMJ+13b, LCL+14, LHZ13,

RCG+10a, VE13, WFKL10, ZCW10].

**Multicores**

[HK14, PB15, TDO16a, TTS19, MSF+07].

**multidimensional** [RTG+07]. **Multigrain**[AZG17]. **Multilevel**

[XHJY16, YMM+15, JK13, TKJ13].

**multimedia** [SV05]. **multiobjective**[CPP08]. **multiplatform** [HLC10].**Multiple**

[KHN+18, ZSM+16, GB06, HVJ06, RCV+12].

**Multiplexing** [NDP17]. **Multiplication**[YAG+16]. **Multiply** [GG18].**Multiply-Accumulate** [GG18].**multiprocessor** [BBG13, GSZI10, LT13].**Multiprocessors**

[CPS+15, LBM13, APG13, GPL+05,

LAS+08, LM05, LPZI12, LMMM08, SMK10].

**Multiprogram** [EMR14]. **Multisocket**[CG15a]. **Multithreaded** [AZG17, JYE+16,

LYH16, DWDS13, GMW09, NTG13, PGB13,

RGG+12, RCG+10a, XIC12].

**multithreading** [EE09, GWM07].**NAND** [DGI+14, SZJK18, ZWL+19].**Nanoscale** [GBD+15]. **native** [RPE12].

**Near** [HK14, KCA<sup>+</sup>13, LP17, MAD17, VFJ<sup>+</sup>17, KCKG14, RPE12]. **Near-Data** [VFJ<sup>+</sup>17]. **Near-Memory** [LP17]. **Near-Optimal** [KCA<sup>+</sup>13, KCKG14]. **Near-Threshold** [HK14]. **Need** [ZPR<sup>+</sup>17]. **nest** [SLM12]. **Nested** [MGSH16, KLMP12]. **nests** [NCC13]. **Network** [CEP<sup>+</sup>16, DJC16, EPS18, JPS17, TDP15, VFW16, ZCCD16, ZM15, ASK13, LNLK13, LYYB07]. **Network-on-Chip** [CEP<sup>+</sup>16, DJC16, EPS18]. **Network-on-Chips** [ZM15]. **Networks** [ACA<sup>+</sup>19, AMP<sup>+</sup>16, CVB15, GG18, GR15, MWJ19, RSK<sup>+</sup>18, ZFF<sup>+</sup>18, BKA13, LWWH12, PRMH13, SMK10, SEP07]. **networks-on-chip** [LWWH12]. **Neural** [GG18, GR15, MWJ19, RSK<sup>+</sup>18, TDP15, ZFF<sup>+</sup>18, Jim09]. **Neuromorphic** [LCS<sup>+</sup>19]. **next** [OAM19]. **no** [HL07]. **NoC** [HWX<sup>+</sup>13]. **NoC-based** [HWX<sup>+</sup>13]. **NoCMsg** [ZM15]. **NoCs** [WYJL10]. **Noise** [AAI<sup>+</sup>16]. **Non** [DJL<sup>+</sup>12, HK14, YKM17, BZS13, WDXJ14]. **Non-Java** [YKM17]. **Non-monopolizable** [DJL<sup>+</sup>12]. **non-SSA** [BZS13]. **Non-Uniform** [HK14]. **non-volatile** [WDXJ14]. **Nonlinear** [SRC16]. **nonuniformity** [WA08]. **Nonvolatile** [SPM17, DXMJ11, DJX13]. **Not-taken** [PS12]. **Novel** [LMZ18, ZFT<sup>+</sup>18, ZWL<sup>+</sup>19, CCZ13]. **NUCA** [GFD<sup>+</sup>14, HK14, LJMG12]. **NUCA-L1** [HK14]. **NUMA** [RSK<sup>+</sup>18]. **NUMA-Aware** [RSK<sup>+</sup>18]. **NUMA-Caffe** [RSK<sup>+</sup>18]. **NVM** [WSC<sup>+</sup>13]. **NVM-based** [WSC<sup>+</sup>13]. **NVMs** [PM17]. **NVRAM** [ZLYW18].

**O** [DCP<sup>+</sup>12, RHLA14]. **Object** [YLW08, ZLYW18, TDG13, VED07, WM10]. **objects** [WWY<sup>+</sup>12]. **oblivious** [CYXF13]. **Obstruction** [WDX14]. **Occurring** [LTX16]. **ODE** [HLR<sup>+</sup>13]. **ODE-based** [HLR<sup>+</sup>13]. **Off** [ACA<sup>+</sup>19, BKM<sup>+</sup>17, AVG12, AGVO05].

**Off-Chip** [BKM<sup>+</sup>17]. **Offloading** [HNKK17, MTK18, MGA<sup>+</sup>17]. **offset** [CZ07]. **On-Chip** [VFW16, JPS17, BKA13, CK11, EE11, LNLK13, SMK10, TDG13, XCC<sup>+</sup>13]. **On-GPU** [LWL18]. **On-the-fly** [WWY<sup>+</sup>12, VHKP11]. **On/Off** [ACA<sup>+</sup>19]. **Online** [BSO07, CG15a, CEP<sup>+</sup>16, TTS19, WAST16]. **onto** [WYJL10]. **OoO** [MAD17]. **Open** [BGG<sup>+</sup>15]. **Open-Source** [BGG<sup>+</sup>15]. **OpenCL** [WGO15]. **OpenMP** [PC13, YCA18]. **OpenStream** [PC13]. **Operating** [HK14]. **Operations** [BSL17, GGK18, LP17]. **opportunities** [KKG10, XMM04]. **Optical** [CWW<sup>+</sup>16]. **Optimal** [CH06, CBD15, GK13, KCA<sup>+</sup>13, Mic16, SW17b, SWH09, ZGP15, KCKG14, XC06]. **optimising** [LBO14]. **Optimization** [AYL<sup>+</sup>18, ABP<sup>+</sup>17, BSL17, DAP<sup>+</sup>15, FXC<sup>+</sup>15, GGS<sup>+</sup>17, GGS<sup>+</sup>19, KTAE16, LVR<sup>+</sup>15, MNC<sup>+</sup>16, RMA14, VFW16, YKM17, YDL<sup>+</sup>17, ZCF18, CFH<sup>+</sup>12, CXW<sup>+</sup>12, CYXF13, DJX13, FT10, GHS12, HS06, HEL<sup>+</sup>09, HVJ06, JPS17, KHW<sup>+</sup>05, KWTD09, PJ13, SLM12, SSR13, SL09, VW11, ZFT<sup>+</sup>18, ZWHM05, ZCS06]. **optimization-phase** [KHW<sup>+</sup>05]. **Optimizations** [EPS17, JRK16, ZWS<sup>+</sup>16, LCH<sup>+</sup>04, LHY<sup>+</sup>06]. **Optimize** [DBH16]. **Optimized** [PKPM19, GS12]. **Optimizer** [LYK<sup>+</sup>15]. **Optimizing** [AP17, BJWS18, DGGL16, HHC<sup>+</sup>16, PAVB15, RLBBN15, STLM12, TKKM15, WDX15, YWXW12, YRHBL13, ZSLX13, ZFF<sup>+</sup>18, YXK<sup>+</sup>12, WK09]. **optimum** [HP04]. **Orchestrating** [MG13]. **Orchestration** [GVT<sup>+</sup>17]. **Order** [BEE15, CAY<sup>+</sup>18, HYYAM16, MAD17, PS15, SPH<sup>+</sup>17, BB04, KWTD09, SJA12, YJTF13]. **order/out** [BB04]. **Ordering** [ABP<sup>+</sup>17]. **organization** [ASK13, GGFPRG12]. **Oriented**

[FWJ<sup>+</sup>16, GGK18, BTS10, CXW<sup>+</sup>12]. **OS** [CRSP09]. **Out-of-Order** [HYYAM16, MAD17, PS15, BB04, SJA12]. **overcoming** [DZC<sup>+</sup>13]. **overflow** [CH06]. **Overhead** [DSR15, GDL16, KRHK16, LHC<sup>+</sup>17, MP13]. **overheads** [BCM11, SSU<sup>+</sup>13]. **overlay** [JLER12]. **Overlong** [ZWL<sup>+</sup>19].

**P** [DDT<sup>+</sup>17]. **Packed** [BSL17]. **packet** [LWWH12]. **packing** [NB13, SPGE06]. **Page** [WZG<sup>+</sup>19, LMJ13a]. **Parallel** [ASK<sup>+</sup>16, ABB<sup>+</sup>16, DTD16, DDT<sup>+</sup>17, DHD<sup>+</sup>14, HJW15, MCB<sup>+</sup>12, MPPS18, MGSH16, NKH16, PWP19, RHC15, RLBBN15, SN17, TMP16, WLZ<sup>+</sup>13, WGO15, ZLJ18, CDPD13, JYJ<sup>+</sup>13, LM05, NCC13, STLM12, VJC<sup>+</sup>13, ZBH<sup>+</sup>13]. **Parallelism** [CCM<sup>+</sup>16, CG15b, DHK18, GVT<sup>+</sup>17, HWJ<sup>+</sup>15, LMZ18, MGA<sup>+</sup>17, NKH16, SDH<sup>+</sup>15, YBSY19, ZX16, EE09, FLG12, PCT12, SLA<sup>+</sup>07, WTF014]. **Parallelization** [BCM11, GGS<sup>+</sup>17, KPP<sup>+</sup>15, DC07, LT13, PKC12, YRHBL13]. **Parallelizing** [NKH16]. **Parallelogram** [ZGP15]. **Parameter** [MGI15]. **parametric** [SLM12]. **Pareto** [SW17b]. **PARSEC** [CCM<sup>+</sup>16]. **PARSECSs** [CCM<sup>+</sup>16]. **parser** [ZBH<sup>+</sup>13]. **Parsing** [PCM16, ZBH<sup>+</sup>13]. **PARTANS** [LFC13]. **Partial** [ZX16]. **partially** [GGFPRG12, JLER12]. **Partition** [WWC<sup>+</sup>16, WJXC17, WO13]. **partitioned** [RPS06]. **Partitioning** [CG15b, FLG12, SBS16, SLJ<sup>+</sup>19, HAJ<sup>+</sup>12, LCL<sup>+</sup>14, ZDC<sup>+</sup>12]. **Pass** [SPS17]. **Passing** [ZM15]. **PATCH** [RBM10]. **Path** [ZX19, TS05]. **paths** [PS12]. **pattern** [CXW<sup>+</sup>12, PRMH13, VW11]. **pattern-oriented** [CXW<sup>+</sup>12]. **pattern-specific** [PRMH13]. **patternized** [KCP13]. **Patterns** [CSK19, DDT<sup>+</sup>17, HJW15, LTX16, HLR<sup>+</sup>13, JSH09]. **PCantorSim** [JYJ<sup>+</sup>13]. **PCIe** [MTK18]. **PCM** [LWF<sup>+</sup>16, RJSA18]. **penalties** [HL07]. **penalty** [GW08]. **pending** [CA11]. **per-task** [LMJ<sup>+</sup>13b]. **Per-thread** [DEE13, BTS10]. **perception** [TS05]. **Perfect** [BRJM15]. **Performance** [AEJE16, AYL<sup>+</sup>18, BEE15, FDF<sup>+</sup>14, GGS<sup>+</sup>19, GGK18, HMYZ15, JGSM15, KR19, LMZ18, LYH16, LY16, ME17, MTK18, MAD17, NDP17, Per18, RVOA08, RJSA18, SLJ<sup>+</sup>19, TCS16, TKM14, USCM16, WCI<sup>+</sup>16, WLWB19, XHJY17, XFS<sup>+</sup>19, ZFT<sup>+</sup>18, ZYCZ10, ZCF18, AFD12, ATGN<sup>+</sup>13, BSWLE13, BTS10, CK11, CRSP09, CDM13, FBWS13, GW08, HP04, HL07, JED19, KBR<sup>+</sup>13, KLMP12, KGK10, LM05, PGB12, RWY13, SRLPV04, SD12, WKCS12, XT09, YCCY11, ZVYN05]. **Performance-aware** [ZYCZ10]. **performance-driven** [XT09]. **Performance-Energy** [HMYZ15]. **performance-friendly** [CRSP09]. **permanent** [SSC<sup>+</sup>13]. **Permissions** [ERAG<sup>+</sup>16]. **Permutation** [ZX19]. **Permutation-Based** [ZX19]. **Persistence** [WZG<sup>+</sup>19]. **Persistent** [ZLYW18]. **Perspectives** [PLT<sup>+</sup>15]. **PGAS** [KFEG18, SKAEG16]. **Phase** [ABP<sup>+</sup>17, HASA16, JDZ<sup>+</sup>13, YMM<sup>+</sup>15, KHW<sup>+</sup>05, KWTD09, ZDC<sup>+</sup>12]. **Phase-Change** [YMM<sup>+</sup>15]. **Phase-Ordering** [ABP<sup>+</sup>17]. **phased** [HLR<sup>+</sup>13]. **Photonic** [DH16]. **Piecewise** [DAP<sup>+</sup>15]. **PiPA** [ZCW10]. **Pipeline** [ZJJ<sup>+</sup>15, HP04, JA14]. **pipelined** [PLL10, ZCW10]. **pipelining** [JSL13, RVOA08, RTG<sup>+</sup>07]. **place** [GS12]. **Placement** [MNSC16, MA08, SSK11]. **Places** [Per18]. **Plane** [DSK19, ZGC<sup>+</sup>12]. **Platform** [ZLYZ16]. **PLDS** [FLG12]. **Point** [ASS17, BWG<sup>+</sup>12, CS13]. **pointer** [SV05, YLTL04]. **pointer-intensive** [YLTL04]. **points** [Nas13]. **points-to** [Nas13]. **Poker** [ZX19]. **Policies** [GFD<sup>+</sup>14, SYX<sup>+</sup>15, EE09, SSK11]. **policy** [JK13]. **Pollution** [SYX<sup>+</sup>15]. **Polyhedral**



[GGS<sup>+</sup>19, KL19, PKC12, SYE19, SRC16, VJC<sup>+</sup>13, ZHB18]. **Polyhedron** [GGS<sup>+</sup>17]. **polymorphic** [PM12]. **polymorphous** [SNL<sup>+</sup>04]. **polytopes** [SLM12]. **Port** [WDX14, GKP14]. **Portability** [FDF<sup>+</sup>14]. **Portable** [Per18, RMA14, WGO15, KNBK12]. **positioning** [ZWHM05]. **Pot** [VSDL16]. **potential** [FER<sup>+</sup>13]. **POWAR** [ACA<sup>+</sup>19]. **Power** [AEJE16, ACA<sup>+</sup>19, CAMJ15, DTD16, DD16, FCD<sup>+</sup>17, GaSÁ<sup>+</sup>16, GBD<sup>+</sup>15, HYAR<sup>+</sup>15, HYYAM16, HAC13, JGSM15, KH18, KMG14, LM05, LAS<sup>+</sup>13, LWF<sup>+</sup>16, SEF<sup>+</sup>19, WYCC11, ZCF18, AVG12, BB04, CCZ13, HP04, HL07, LYYB07, MP13, MSK05, SW13, SEP07, WYJL10, XL07, YCCY11]. **Power-Aware** [ACA<sup>+</sup>19, DTD16, SEP07, WYJL10]. **Power-Efficient** [HAC13, KH18]. **Power-Gating** [ZCF18]. **Power-performance** [LM05]. **Power/Capacity** [GBD<sup>+</sup>15]. **POWER8** [XFS<sup>+</sup>19]. **Practical** [FXC<sup>+</sup>15, KWTD09, BSWLE13, FT10, ZBH<sup>+</sup>13]. **pre** [YCCY11, XC06]. **pre-wakeup** [YCCY11]. **Preallocation** [SSR13]. **Precise** [AFD07]. **precision** [LDG<sup>+</sup>13]. **Predication** [HAC13]. **predictability** [LBJ05]. **Predictable** [SF18, XHJY17]. **Predicting** [WLWB19]. **Prediction** [EPS17, GAM12, OAM19, PLG19, YPT<sup>+</sup>16, CST<sup>+</sup>06, Jim09, MG12, TS05]. **predictive** [IMS<sup>+</sup>08, RBM10, YCCY11]. **predictive/adaptive** [RBM10]. **Predictor** [Mic18, OAM19, AGVO05, JSM<sup>+</sup>04, SL09]. **Predictors** [EPAG16]. **Prefetch** [SPS17]. **Prefetch-Fraction** [SPS17]. **Prefetched** [SYX<sup>+</sup>15]. **Prefetcher** [LYH16, PB15, SYX<sup>+</sup>15, LJM12, SBC05]. **Prefetcher-Caused** [SYX<sup>+</sup>15]. **Prefetchers** [LBM13]. **Prefetching** [KFEG18, LKV12, OAM19, SPS17, WPJ19, AGI<sup>+</sup>12, CA11, GB06, SBC05, WFKL10, YLTL04]. **Pressure** [SKPD19, SLP08, SSR13, YZ08]. **Preventing** [WDX14]. **prevention** [TBS06]. **Priority** [ASV<sup>+</sup>16, XHJY16]. **Private** [DRHK15, SSK11]. **Private/Shared** [DRHK15]. **Probabilistic** [DAD16, EE12]. **Problem** [ABP<sup>+</sup>17, DBH16]. **Problems** [VFW16]. **Process** [LTX16, KWCL09]. **Processing** [CC13, HNKK17, MYG15, MYKG16, PBY<sup>+</sup>17, ZLJ18]. **Processing-In-Memory** [HNKK17, MYKG16, MYG15]. **Processor** [AEJE16, AHA<sup>+</sup>19, BEE15, DSK19, HMYZ15, HWL<sup>+</sup>19, LP17, XFS<sup>+</sup>19, CS13, GW08, LGAZ07, LYYB07, SJA12, SHC13, SSPL<sup>+</sup>13, WFKL10]. **Processor-Tracing** [HWL<sup>+</sup>19]. **Processors** [ASV<sup>+</sup>16, CAMJ15, DBH16, KS16, KK15, SHD15, VFJ<sup>+</sup>17, YWXW12, CRSP09, CCD12, CSVM04, DEE13, EE09, EE12, FBWS13, GMW09, GWS13, GKP14, HWX<sup>+</sup>13, KLMP12, LMCV13, PI12, RGG<sup>+</sup>12, SRLPV04, SLP08, XT09, YZL<sup>+</sup>10]. **Productive** [KFEG18]. **Productivity** [SKAEG16]. **Profile** [CS13, SS04, SKKB18, SSU<sup>+</sup>13, WTF014]. **Profile-based** [SS04, SKKB18]. **profile-driven** [WTF014]. **Profile-guided** [CS13, SSU<sup>+</sup>13]. **Profiling** [CG15a, JRK16, MPW<sup>+</sup>17, FBHN04, MAN<sup>+</sup>08, NMKS06, ZCW10]. **profit** [ZCS06]. **profit-driven** [ZCS06]. **Program** [DSR15, PVA<sup>+</sup>17, ZHB18, DS12, PJ13]. **Programmable** [MCB<sup>+</sup>12, AS13, Zha08]. **Programming** [ÁJE<sup>+</sup>16, MGSH16, PBY<sup>+</sup>17, YCA18, NCC13]. **Programming-Based** [ÁJE<sup>+</sup>16]. **Programs** [GKCE17, KPP<sup>+</sup>15, MPPS18, MNCS16, RHC15, WLZ<sup>+</sup>13, WGO15, PC13, PGB13, WO13, YLW08]. **Projection** [TTS19]. **promotion** [LJM12]. **Proportional** [DH16]. **proportionality** [AVG12]. **proprietary** [JEBJ08]. **protect** [BVIB12]. **Protecting** [NRQ16a, CWC06].

**Protection** [AHA<sup>+</sup>19, BCHC19, ERAG<sup>+</sup>16, CCZ13, MA08]. **protocol** [SSPL<sup>+</sup>13, SSH<sup>+</sup>13]. **Providing** [XHJY17]. **Provisioning** [BSSS14]. **PS** [LMJ13a]. **PS-TLB** [LMJ13a]. **pseudo** [YJTF13]. **pseudo-associativity** [YJTF13]. **Public** [WLWB19]. **Purpose** [CAMJ15]. **push** [YLTL04].

**QoS** [ASP17, LPZI12]. **QoS-Supervised** [ASP17]. **quadruple** [LDG<sup>+</sup>13]. **quadruple-precision** [LDG<sup>+</sup>13]. **Quality** [GSZI10]. **Quantitative** [TCS16]. **quantum** [IWP<sup>+</sup>04]. **quasi** [JSM<sup>+</sup>04]. **quasi-static** [JSM<sup>+</sup>04]. **Queue** [HLSW17, BB04]. **QuMan** [SKKB18].

**R** [VC16]. **R-GPU** [VC16]. **Race** [LHC<sup>+</sup>17, MNCS16]. **Radio** [DMR<sup>+</sup>16]. **radix** [ASK13]. **RAGuard** [ZHS<sup>+</sup>19]. **RAM** [LZL<sup>+</sup>13, RTK15, WDX14]. **random** [VSP<sup>+</sup>12]. **ranges** [MAN<sup>+</sup>08]. **Rank** [AJK<sup>+</sup>12]. **Rate** [CWMC16, EPS18, SHD15]. **RATT** [CWMC16]. **RATT-ECC** [CWMC16]. **Reach** [JED19]. **Read** [MNCS16, RJSA18, RLS15, JLCR13]. **Read-Modify-Write** [RLS15]. **read/write** [JLCR13]. **Real** [CEP<sup>+</sup>16, KE15, KTAE16, GK13, YZ08, ZGC<sup>+</sup>12]. **Real-Time** [CEP<sup>+</sup>16, KE15, KTAE16, GK13, ZGC<sup>+</sup>12]. **reassignment** [CH06]. **recency** [VSP<sup>+</sup>12]. **recognition** [KKM<sup>+</sup>13]. **recompilation** [NED<sup>+</sup>13]. **Reconfigurable** [DBH16, KHS<sup>+</sup>14, LMSE18, PT17, TD16, VC16, AS13, KLMP12, KCP13, ZSLX13]. **Reconfiguration** [DTD16]. **Reconstructability** [BRJM15]. **Recovery** [LHY<sup>+</sup>06, RHLA14]. **Recycling** [KKAR16]. **ReDirect** [PT17]. **Reduce** [ASP17, DSR15, ZCCD16, YZ08]. **reduced** [VED07]. **Reducing** [CPP08, GWS13, HL07, JLCR13, SLP08, TS15, ZHD<sup>+</sup>04, Zha08, ZWS<sup>+</sup>16, BCM11, MP13, PGB12, ZSCM08].

**Reduction** [ASS17, KTAE16, LSC<sup>+</sup>15, LWL18, MSK05, XT09]. **Reductions** [PWPD19]. **Redundant** [KS16, JLER12]. **references** [YZL<sup>+</sup>10]. **referent** [WK09]. **Refresh** [LSC<sup>+</sup>15, TKM14]. **Region** [HWL<sup>+</sup>19]. **Register** [SKPD19, TS15, VZS<sup>+</sup>18, YWXW12, YBSY19, BZS13, CH06, GKP14, JOA<sup>+</sup>09a, JOA<sup>+</sup>09b, JA14, SJV08, SLP08, SSR13]. **Register-Pressure-Aware** [SKPD19]. **registers** [SCEG08, YZ08]. **Regression** [JGSM15, CDPD13]. **Regular** [BC13, JSH09]. **regulators** [EE11]. **Reinforcement** [JPS17]. **Relaxed** [GHH15, RJSA18, YJTF13]. **relaxed-order** [YJTF13]. **release** [GW09, JOA<sup>+</sup>09b, SLP08]. **Reliability** [NRQ16b, ZFT<sup>+</sup>18]. **Reliable** [CWMC16, KS16, KK15, ZLYW18, CPB<sup>+</sup>07]. **Remapping** [LWL18, ZPC06]. **remote** [NMKS06]. **removal** [BCVT13]. **Removing** [ACGK04]. **renaming** [JA14]. **ReNIC** [DCP<sup>+</sup>12]. **reordering** [CZ07]. **Replacement** [DAD16, Mic16, FTLG11, TKJ13, WM11, ZDC<sup>+</sup>12]. **Replay** [CCL<sup>+</sup>13]. **REplayer** [DAP<sup>+</sup>15]. **replication** [ACGK04, DCP<sup>+</sup>12]. **representation** [KCKG14]. **representative** [BE13]. **requester** [ATGN<sup>+</sup>13]. **requester-wins** [ATGN<sup>+</sup>13]. **ReRAM** [ZFT<sup>+</sup>18]. **ReRAM-based** [ZFT<sup>+</sup>18]. **ReSense** [DWDS13]. **Resilience** [TCS16]. **Resilient** [SZJK18]. **Resistance** [RJSA18]. **Resistive** [MYKG16, TZK18]. **Resource** [Per18, PS12, ARS04, DWDS13, GW08, NMKS06, VS11, ZK05]. **resource-constrained** [NMKS06, ZK05]. **resource-efficient** [GW08]. **resources** [RGG<sup>+</sup>12]. **Retargetable** [SHY14, HEL<sup>+</sup>09, HLC10]. **Rethinking** [ERAG<sup>+</sup>16]. **return** [VS08]. **Reuse** [DAD16, JLJ<sup>+</sup>18a, KE15, KR19, AIVL13, FER<sup>+</sup>13, YZL<sup>+</sup>10, YLW08]. **Reusing** [PKPM19]. **ReveNAND** [SZJK18].

**Reviewers**

[Aca16, Ano13b, Ano15, Bil19, Ano13a].

**Revisited** [AMG16, MBY13, VS08].**Revisiting**[GFD<sup>+</sup>14, KAC15, MMS15, WWWL13]. **RF**[TBC<sup>+</sup>12]. **RF-I** [TBC<sup>+</sup>12]. **RFVP**[YPT<sup>+</sup>16]. **Road** [SWU<sup>+</sup>15]. **ROCCC**[BCVN10]. **Rollback** [YPT<sup>+</sup>16].**Rollback-Free** [YPT<sup>+</sup>16]. **Roofline**[ESR<sup>+</sup>15]. **ROP** [ZHS<sup>+</sup>19]. **router**[APG13, ASK13]. **routes** [KCP13].**Routing**[ACA<sup>+</sup>19, CVB15, BRSJG12, PRMH13].**row** [JLCR13]. **RRAM** [LCS<sup>+</sup>19].**RRAM-Based** [LCS<sup>+</sup>19]. **RTL** [BGG<sup>+</sup>15].**Runtime** [DBH16, DT17, KPP<sup>+</sup>15, LTG12,TTS19, YAG<sup>+</sup>16, YRHBL13].**Runtime-Reconfigurable** [DBH16].**Sabrewing** [BWG<sup>+</sup>12]. **Safe** [YPT<sup>+</sup>16].**Safe-to-Approximate** [YPT<sup>+</sup>16].**Salvaging** [JDZ<sup>+</sup>13]. **Sampled**[JYE<sup>+</sup>16, HS05]. **Sampling**[Lee16, ZWS<sup>+</sup>16, JYJ<sup>+</sup>13]. **Scalability**[GVT<sup>+</sup>17, LMZ18, CWCS13, RVOA08].**Scalability-Aware** [GVT<sup>+</sup>17]. **Scalable**[ASK13, CNS<sup>+</sup>16b, Per18, SYE19, TCS16,

ZLYW18, ZLJ18, ZM15, CWCS13, KCKG14,

LNLK13, LMJ13a, SSH<sup>+</sup>13, VW11]. **Scalar**[SPH<sup>+</sup>17]. **Scalarization** [LAAMJ15].**Scale** [CAY<sup>+</sup>18, DAKK19, JLJ<sup>+</sup>18a,SKH<sup>+</sup>16, RCV<sup>+</sup>12, SMK10]. **Scaling**[BHC<sup>+</sup>16, GBD<sup>+</sup>15, MKKE15, ZLC<sup>+</sup>15,XMM04]. **SCALO** [GVT<sup>+</sup>17]. **Schedule**[GGS<sup>+</sup>17, GGS<sup>+</sup>19, LMSE18]. **Scheduler**

[TD16, USCM16, CWCS13, KCP13].

**Schedulers** [KKAR16]. **Scheduling**[ÅJE<sup>+</sup>16, ASV<sup>+</sup>16, DHD<sup>+</sup>14, MKKE15,

SKPD19, XHJY16, BBG13, CG14, EE12,

MBKM12, SPGE06, SWH09, SSR13,

TBC<sup>+</sup>12, XL07, ZGC<sup>+</sup>12, ZYCZ10].**Scheme**[WPJ19, ZWL<sup>+</sup>19, BBG13, CCZ13].**schemes** [KCKG14]. **SCIN** [NTG13].**SCIN-cache** [NTG13]. **SCORE** [ZWL<sup>+</sup>19].**SCP** [SLJ<sup>+</sup>19]. **Scratchpad**

[JAK17, RTK15, YBSY19, CS10, LFX09].

**script** [KBR<sup>+</sup>13]. **script-based** [KBR<sup>+</sup>13].**Seamlessly** [KNBK12]. **Search**[KL19, ZX19]. **searches** [KHW<sup>+</sup>05].**SECRET** [LSC<sup>+</sup>15]. **Section** [DSR15].**Section-Based** [DSR15]. **Sector** [CAGS17].**Sectored** [CAGS17]. **secure**[CRSP09, SSPL<sup>+</sup>13]. **Selecting**[BE13, TDO16b]. **Selection**[MNC<sup>+</sup>16, SNN<sup>+</sup>19, ZGP15, MBY13].**Selective** [KMG14, LSC<sup>+</sup>15, WPJ19,LWWH12, MA08, VSP<sup>+</sup>12]. **Self**[LLRC17, BBG13]. **Self-Balancing**[LLRC17]. **self-scheduling** [BBG13].**SelSMaP** [WPJ19]. **Semantic**[AP17, HCC<sup>+</sup>14]. **Sensible** [LMA<sup>+</sup>16].**Sensing** [WCI<sup>+</sup>16]. **sensitive** [Nas13].**sensitivity** [DWDS13]. **Sensor** [DSK19].**Sensor-Processor** [DSK19]. **Sequences**[ABP<sup>+</sup>17, MNC<sup>+</sup>16, KHW<sup>+</sup>05, PJ13].**Sequential** [WLZ<sup>+</sup>13, LZ12]. **series**[LTG12]. **Server**[AVG12, FCD<sup>+</sup>17, LTG12, RPE12]. **Servers**[LTX16]. **Service** [GMW09, GSZI10]. **set**

[AR13, HL07, KWCL09, ZK06].

**set-associative** [HL07, KWCL09]. **sets**[DDU12]. **setups** [RPE12]. **sFtree**[BRSJG12]. **Shape** [MWJ19]. **Shared**

[DRHK15, GKP14, HMYZ15, KE15, LBM13,

PG17, SKAEG16, SLJ<sup>+</sup>19, WJXC17,XHJY16, AGI<sup>+</sup>12, AIVL13, GGFPGR12,GSZI10, HLR<sup>+</sup>13, KKG10, LHWB12,RGG<sup>+</sup>12, WM11, ZPC06]. **shared-data**[HLR<sup>+</sup>13]. **shared-memory** [ZPC06].**Shared-port** [GKP14]. **Sharing**[GG18, JAK17, YDL<sup>+</sup>17, ZJJ<sup>+</sup>15, SSK11].**shotgun** [FBHN04]. **showdown** [SCEG08].**shuffler** [BVIB12]. **Side**[AHA<sup>+</sup>19, BCHC19, BVIB12, DJL<sup>+</sup>12].**Side-Channel** [BCHC19, BVIB12].**signatures** [OAB12]. **Significance**[PVA<sup>+</sup>17]. **Significance-Aware** [PVA<sup>+</sup>17].

**Significantly** [MP13]. **Silent** [PLG19]. **silicon** [PCT12]. **SIMD** [AR13, DSK19, FSYA09, GS12, GR15, HEL<sup>+</sup>09, KMG14, LHW<sup>+</sup>19, MYG15, MYKG16, RMA14, SMKH15, WWC<sup>+</sup>16, ZX19, ZX16]. **SIMPO** [ZLYW18]. **SIMT** [CC18, LAAMJ15]. **Simulating** [RPE12]. **Simulation** [JYE<sup>+</sup>16, SLJ<sup>+</sup>18, HS05, JYJ<sup>+</sup>13, RCV<sup>+</sup>12]. **Simulations** [CAY<sup>+</sup>18, HEMK17, JLJ<sup>+</sup>18b]. **Simulator** [LCS<sup>+</sup>19, NRQ16b]. **Simulators** [JLJ<sup>+</sup>18b]. **Simultaneous** [LGP<sup>+</sup>16, EE09, RCG<sup>+</sup>10a]. **Simultaneously** [LAS<sup>+</sup>13]. **Single** [RTG<sup>+</sup>07, ZWY17, CG14, GB06, JK13, VE13, WK09]. **Single-dimension** [RTG<sup>+</sup>07]. **single-ISA** [CG14, VE13]. **single-referent** [WK09]. **size** [MBY13]. **skeleton** [NC15]. **Skeleton-Based** [NC15]. **Skylake** [HYAM16]. **Skylake-Based** [HYAM16]. **SLOOP** [ASP17]. **Slowdown** [XHJY17]. **SM** [ZJJ<sup>+</sup>15]. **smart** [AGVO05]. **SMT** [EE12, LMCV13, PLT<sup>+</sup>15, SLP08, VS11, WA08]. **Snapshot** [LDC15]. **Snippets** [SWU<sup>+</sup>15]. **Snug** [HL07]. **SoC** [CWW<sup>+</sup>16]. **SoCs** [FDF<sup>+</sup>14]. **Soft** [FWJ<sup>+</sup>16, LKL<sup>+</sup>13]. **Software** [BCHC19, DMR<sup>+</sup>16, GSC17, LCL<sup>+</sup>14, MGI15, RCV<sup>+</sup>05, SBS16, SEP07, VCJ<sup>+</sup>17, VZS<sup>+</sup>18, YWXW12, CS10, HWH<sup>+</sup>11, HCC<sup>+</sup>14, MMdS06, RVOA08, RCG<sup>+</sup>10b, RTG<sup>+</sup>07, TGAG<sup>+</sup>12, YRHBL13]. **Software-based** [LCL<sup>+</sup>14]. **Software-controlled** [RCV<sup>+</sup>05]. **Software-Defined** [DMR<sup>+</sup>16, TGAG<sup>+</sup>12]. **Software-Directed** [VZS<sup>+</sup>18, SEP07]. **software-guided** [RCG<sup>+</sup>10b]. **Software-Managed** [YWXW12]. **Some** [KAC15, Mic16]. **Source** [BGG<sup>+</sup>15]. **Space** [BC13, CAGS17, KL19, CPP08, IMS<sup>+</sup>08, Nas13, PJ13, VHKP11]. **Space-Efficient** [BC13, Nas13]. **spaces** [BE13]. **Sparse** [BJWS18, YAG<sup>+</sup>16, AR13]. **Spatiotemporal** [LAAMJ15]. **SPCM** [HASA16]. **special** [CDM13, SHC13, SD12]. **Specialization** [YAG<sup>+</sup>16]. **Specialized** [GáSÁ<sup>+</sup>16, GÁSÁ<sup>+</sup>13]. **species** [NCC13]. **specific** [PRMH13]. **Spectral** [SBC05]. **Speculation** [MGI15, GPL<sup>+</sup>05, SHLM14]. **Speculative** [VS08, DC07, GPL<sup>+</sup>05, LCH<sup>+</sup>04, LHY<sup>+</sup>06, LZ12, LHZ13, NTG13, VS11, XIC12, XC06, YRHBL13, ZSCM08]. **speed** [GB06, RPE12]. **Speeding** [GGS<sup>+</sup>19]. **spill** [XT09]. **Spilling** [CBD15]. **split** [RFD13, TBS06]. **splitting** [WWY<sup>+</sup>12]. **SPM** [KE15]. **SpMV** [BJWS18, ZLYZ16]. **SpMxV** [KKG10]. **sporadic** [ZGC<sup>+</sup>12]. **spurious** [BCVT13]. **SR** [DCP<sup>+</sup>12]. **SR-IOV** [DCP<sup>+</sup>12]. **SRAM** [GBD<sup>+</sup>15]. **SSA** [AvRF07, BZS13, CBD15]. **SSA-based** [AvRF07]. **SSD** [HWJ<sup>+</sup>15, KHS<sup>+</sup>14]. **Stabilization** [SHD15]. **stack** [CH06, VS08, SCEG08]. **Stacked** [CWMC16, LGP<sup>+</sup>16, NRQ16a, NRQ16b]. **Stacking** [APBR16, ZSLX13]. **state** [GPL<sup>+</sup>05]. **Static** [AFD12, BHC<sup>+</sup>16, PLG19, SHY14, JSM<sup>+</sup>04]. **statically** [NED<sup>+</sup>13]. **Stealing** [CG15a, ZCQ<sup>+</sup>19]. **Stencil** [CNS<sup>+</sup>16b, XFS<sup>+</sup>19, LFC13]. **Stencil-Based** [XFS<sup>+</sup>19]. **Storage** [LTX16]. **Store** [KKAR16, LHWB12, SL09]. **Stores** [PLG19]. **strategies** [WYCC11]. **strategy** [YCCY11, ZHD<sup>+</sup>04]. **Stream** [XCC<sup>+</sup>13, YWXW12, MG13, YZL<sup>+</sup>10]. **Streaming** [CNS<sup>+</sup>16b, MKKE15, PC13, WO13]. **Streaming-Based** [CNS<sup>+</sup>16b]. **Strength** [GAM12]. **Strength-Based** [GAM12]. **Stride** [WPJ19]. **string** [CW13, PLL10, TBS06]. **string-matching** [CW13, PLL10, TBS06]. **Strings** [SPM17]. **Striped** [HASA16]. **structure** [WWY<sup>+</sup>12]. **structures** [FLG12]. **STT** [LZL<sup>+</sup>13, RTK15, WDX14]. **STT-RAM** [LZL<sup>+</sup>13, WDX14]. **studies** [LB10]. **Study** [CPS<sup>+</sup>15, SKAEG16, SSRS15, MSF<sup>+</sup>07]. **Studying** [CBD15]. **Sub** [ABP<sup>+</sup>17]. **Sub-Sequences** [ABP<sup>+</sup>17]. **subranked**

[CCZ13]. **Subsetting** [AJK<sup>+</sup>12]. **subwords** [SJV08]. **Suite** [CCM<sup>+</sup>16, DDT<sup>+</sup>17]. **Sunway** [AYL<sup>+</sup>18, ZFF<sup>+</sup>18]. **Supercomputer** [AYL<sup>+</sup>18, ZFF<sup>+</sup>18]. **Superscalar** [BEE15, MMS15, SRLPV04]. **Superscalars** [HYAR<sup>+</sup>15]. **Supervised** [ASP17]. **supplied** [YZL<sup>+</sup>10]. **Supply** [HAM17]. **Support** [KFEG18, ME15, SKAEG16, CWC06, DMG13, LMJ<sup>+</sup>13b, SLA<sup>+</sup>07, ZSCM08, ZZQ<sup>+</sup>05]. **supporting** [SHC13]. **Surrogate** [GGS<sup>+</sup>19]. **SW** [KMG14, TS15]. **SW/HW** [TS15]. **switch** [ASK13, BRSJG12, CPB<sup>+</sup>07, GWM07, LS10]. **switch-to-switch** [BRSJG12]. **SWITCHES** [DT17]. **switching** [DMG13]. **symbiosis** [EE12]. **Symbolic** [ZLJ18]. **Symmetric** [PS12]. **Symmetry** [GSC17, ZDC<sup>+</sup>16]. **Symmetry-Agnostic** [ZDC<sup>+</sup>16]. **Synchronization** [DAKK19, MNSC16, SLJ<sup>+</sup>18, CCPG13, ZSCM08]. **Synchronization-Aware** [SLJ<sup>+</sup>18]. **SynchroTrace** [SLJ<sup>+</sup>18]. **Synergistic** [VGX16]. **Synthesis** [DJC16, GSC17]. **Synthesizer** [DS16]. **SYRANT** [PS12]. **System** [AJK<sup>+</sup>12, CC18, HHC<sup>+</sup>16, LYK<sup>+</sup>15, LCS<sup>+</sup>19, MGS16, PLT<sup>+</sup>15, SBS16, SWF16, TKKM15, ZFT<sup>+</sup>18, CDPD13, HCC<sup>+</sup>14, KBR<sup>+</sup>13, LWH11, SSPL<sup>+</sup>13, TBC<sup>+</sup>12, WSC<sup>+</sup>13]. **System-**[PLT<sup>+</sup>15]. **System-Level** [LCS<sup>+</sup>19]. **Systematic** [EMR14]. **Systematically** [JLJ<sup>+</sup>18b]. **Systems** [CNS16a, FMY<sup>+</sup>15, GTT<sup>+</sup>16, HYYAM16, JED19, KE15, KTAE16, KAC<sup>+</sup>18, KHN<sup>+</sup>18, LMA<sup>+</sup>16, LYH16, MMT<sup>+</sup>12, MKKE15, NRQ16b, PG17, PBY<sup>+</sup>17, PGB16, SPS17, TMP16, TCS16, USCM16, WGO15, XHJY16, ZDC<sup>+</sup>16, ZSM<sup>+</sup>16, CPP08, CWCS13, DXMJ11, GK13, GHS12, HS06, HWH<sup>+</sup>11, KNBK12, KGK10, LMJ<sup>+</sup>13b, LCL<sup>+</sup>14, LHZ13, LFC13, LHWB12, MP13, YRHBL13, ZVYN05, ZPC06, ZCW10, ZDC<sup>+</sup>12].

**TACO**

[Aca16, Ano15, Ano13a, Ano13b, Bil19]. **TACOMA** [AVG12]. **TAGE** [Mic18]. **TAGE-like** [Mic18]. **TaihuLight** [AYL<sup>+</sup>18, ZFF<sup>+</sup>18]. **taken** [PS12, PS12]. **Taking** [SWU<sup>+</sup>15]. **taming** [ZBH<sup>+</sup>13]. **target** [LBJ05]. **Task** [CCM<sup>+</sup>16, DHD<sup>+</sup>14, GTT<sup>+</sup>16, KKAR16, MPPS18, RHC15, SN17, SDH<sup>+</sup>15, ZCQ<sup>+</sup>19, ZWY17, CG14, LMJ<sup>+</sup>13b, VTN13, ZYCZ10]. **Task-Parallel** [DHD<sup>+</sup>14, MPPS18, SN17]. **Task-stealing** [ZCQ<sup>+</sup>19]. **Tasks** [DT17, MKKE15, PVS<sup>+</sup>17, PWPDP19, ZGC<sup>+</sup>12, PWPDP19]. **Technique** [HNKK17, PGB16, XT09]. **Techniques** [ATGN<sup>+</sup>13, DJC16, HAC13, VZS<sup>+</sup>18, YMM<sup>+</sup>15, MMdS06, MG12, RCG<sup>+</sup>10a]. **technologies** [WLZ<sup>+</sup>10]. **technology** [NED<sup>+</sup>13, RWY13]. **Temperature** [SSS<sup>+</sup>04, MSF<sup>+</sup>07]. **Temperature-aware** [SSS<sup>+</sup>04]. **temperature-constrained** [MSF<sup>+</sup>07]. **Template** [HJW15]. **Temporal** [TKJ13]. **Temporal-based** [TKJ13]. **Tenant** [FCD<sup>+</sup>17]. **Tensor** [GGK18]. **tenure** [RBM10]. **TEP** [LP17]. **test** [SV05]. **Tetris** [XT09]. **Tetris-XL** [XT09]. **their** [ZG05]. **Theory** [YDL<sup>+</sup>17]. **Thermal** [LMMM08, CK11, WA08, ZYCZ10]. **Thread** [CDPN16, DSR15, LMZ18, LWL18, LYH16, MGI15, PGB12, RCG<sup>+</sup>10a, SF18, YBSY19, BTS10, CCPG13, DEE13, GPL<sup>+</sup>05, LHZ13, MSF<sup>+</sup>07]. **Thread-Aware** [LYH16]. **Thread-Data** [LWL18]. **Thread-Level** [LMZ18, MGI15, YBSY19, GPL<sup>+</sup>05]. **Thread-management** [RCG<sup>+</sup>10a]. **Threaded** [GVT<sup>+</sup>17]. **Threading** [KS16]. **Threading-Based** [KS16]. **threads** [GB06, LZ12, ZSCM08]. **Three** [VFW16]. **Threshold** [HK14]. **Throughput** [EMR14, KCA<sup>+</sup>13, BKA13, BTS10, OGG<sup>+</sup>12, TBC<sup>+</sup>12]. **throughput-oriented** [BTS10]. **throughput/watt** [TBC<sup>+</sup>12]. **Tiered** [CWMC16]. **Tile** [MBY13]. **Tiled** [KPP<sup>+</sup>15, SYE19, ZCF18, CC13]. **Tiled-MapReduce** [CC13]. **Tiling**

[CC13, ZGP15, BCVT13]. **Time** [BC13, CEP<sup>+</sup>16, KE15, KTAE16, Nas13, PKPM19, SEF<sup>+</sup>19, CCD12, GK13, KHL<sup>+</sup>13, LTG12, LMCV13, RGG<sup>+</sup>12, ZGC<sup>+</sup>12]. **Time-** [BC13, Nas13]. **time-critical** [RGG<sup>+</sup>12]. **time-series** [LTG12]. **timekeeping** [WM11]. **timestamp** [RLS13]. **timestamp-based** [RLS13]. **Timing** [LAS<sup>+</sup>13]. **TL** [ZGC<sup>+</sup>12]. **TL-plane-based** [ZGC<sup>+</sup>12]. **TLB** [JED19, LMJ13a, LBM13]. **TLBs** [LBM13]. **TLC** [PM17]. **TLP** [LMZ18, SNL<sup>+</sup>04]. **Token** [RBM10]. **token-counting** [RBM10]. **Tokens** [ZFL18]. **Tolerance** [AAI<sup>+</sup>16, RCV<sup>+</sup>05]. **Tolerant** [DSH<sup>+</sup>18, HAM17, LCC11]. **Tolerating** [KWCL09, YLTL04]. **Tomasulo** [WLZ<sup>+</sup>13]. **Tomography** [MMT<sup>+</sup>12]. **Tool** [GDL16, MPW<sup>+</sup>17, PD17]. **Tools** [BKM<sup>+</sup>17]. **Topological** [CVB15, KKM<sup>+</sup>13]. **Topologies** [DJC16]. **Topology** [DHD<sup>+</sup>14]. **Topology-Aware** [DHD<sup>+</sup>14]. **TornadoNoC** [LNLK13]. **Trace** [HWM14, CWS06, HCC<sup>+</sup>14, SWH09]. **trace-based** [HWM14]. **Traces** [HEMK17, SLJ<sup>+</sup>18, TG07, ZG05]. **Tracing** [HWL<sup>+</sup>19, HCC<sup>+</sup>14]. **Tracking** [LLRC17, MMT<sup>+</sup>12, KHL<sup>+</sup>13, VTN13]. **trade** [AVG12]. **trade-off** [AVG12]. **Tradeoffs** [GPL<sup>+</sup>05]. **traffic** [FQRG13, LYYB07]. **Tranquilizer** [PGB12]. **Transaction** [ZCCD16, SSU<sup>+</sup>13]. **Transactional** [DHK18, DD16, GMGZP14, NZ15, PD17, RLS15, VSDL16, ATGN<sup>+</sup>13, RLS13, SSU<sup>+</sup>13, TGAG<sup>+</sup>12, WKCS12, YJTF13]. **Transactions** [DD16, LDC15, SSU<sup>+</sup>13]. **Transcendental** [SSRS15]. **Transfer** [HHC<sup>+</sup>16]. **transfers** [STLM12]. **transformation** [JSL13]. **transformations** [BCVN10, RCG<sup>+</sup>10b, SLM12]. **transition** [CW13]. **transitioning** [HWM14]. **transitions** [SW13]. **Translation** [HWL<sup>+</sup>19, JED19, LHW<sup>+</sup>19, TKKM15, HWH<sup>+</sup>11, LWH11, LMJ13a]. **Translator** [SHY14, HLC10]. **Translators** [DGGL16, GHS12]. **Transparency** [GKCE17]. **Transparent** [ZHS<sup>+</sup>19]. **Transport** [ÄJE<sup>+</sup>16]. **transpose** [GS12]. **transpose-free** [GS12]. **Traversal** [RMA14]. **Tree** [ZX19, CDPD13, PRMH13]. **Trees** [JGSM15, BRSJG12]. **Triangular** [BSL17]. **Triggered** [ÄJE<sup>+</sup>16]. **Triple** [LP17]. **TRIPS** [SNL<sup>+</sup>04]. **TSV** [NRQ16a]. **Tumbler** [PGB16]. **Tunable** [MGSH16]. **Tuning** [CG15a, JGSM15, JA14, MGI15, WG17, XFS<sup>+</sup>19, WKCS12]. **Turbo** [KH18]. **turn** [AGVO05]. **turn-off** [AGVO05]. **Two** [CWMC16, JYE<sup>+</sup>16]. **Two-Level** [JYE<sup>+</sup>16]. **Two-Tiered** [CWMC16]. **type** [AR13]. **Types** [PD17].

**UMH** [ZSM<sup>+</sup>16]. **Understanding** [EPAG16, LS10, MMT<sup>+</sup>12, VE13]. **Unified** [TG07, ZSM<sup>+</sup>16, YXK<sup>+</sup>12, KRHK16]. **Uniform** [HK14]. **Units** [GG18, GáSÁ<sup>+</sup>16, SEF<sup>+</sup>19, GÁSÁ<sup>+</sup>13, HVJ06, YCCY11]. **unloading** [ZK05]. **Unreliable** [PVA<sup>+</sup>17]. **Unsynchronized** [DSR15]. **UPC** [SKAEG16]. **update** [LZYZ09]. **update-conscious** [LZYZ09]. **usage** [VS11]. **Use** [SW17a]. **User** [KKAR16, ZHS<sup>+</sup>19]. **User-Assisted** [KKAR16]. **User-Transparent** [ZHS<sup>+</sup>19]. **uses** [GB06]. **Using** [AZG17, AMP<sup>+</sup>16, ABP<sup>+</sup>17, BSL17, CCL<sup>+</sup>13, DAKK19, ESR<sup>+</sup>15, FDF<sup>+</sup>14, GáSÁ<sup>+</sup>16, GR15, HJW15, JGSM15, KR19, RLBBN15, SYX<sup>+</sup>15, SPS17, SPS12, SSH<sup>+</sup>13, SSRS15, WO13, ZLYW18, ASK13, BZS13, CAMJ15, DDU12, DWDS13, DXMJ11, DJB13, EE11, HVJ06, JSH09, JSM<sup>+</sup>04, KKM<sup>+</sup>13, MG13, RCV<sup>+</sup>12, SHLM14, SWH09, SSR13, TTS19, YCCY11, YCA18, ZHD<sup>+</sup>04, CST<sup>+</sup>06]. **Utility** [PB15]. **Utility-Driven** [PB15]. **Utilization** [CAGS17, LWF<sup>+</sup>16, SKKB18, TZK18, VZS<sup>+</sup>18, YWXW12, ZCCD16, XCC<sup>+</sup>13]. **Utilizing** [TBC<sup>+</sup>12, KCP13]. **UVMs** [KRHK16].

**Value** [EPS17, GAM12, OAM19, YPT<sup>+</sup>16, CST<sup>+</sup>06]. **Value-next** [OAM19]. **variability** [LYYB07]. **Variable** [MY16, NB13]. **variation** [CK11, PGB12, XL07]. **variations** [KWCL09]. **Vector** [SPH<sup>+</sup>17, YAG<sup>+</sup>16]. **Vector-Scalar** [SPH<sup>+</sup>17]. **Vectorization** [AMG16, RWY13, SPS12]. **vectors** [SL09]. **Versatility** [SJV08]. **versioning** [NTG13]. **versus** [SCEG08]. **via** [DSH<sup>+</sup>18, IMS<sup>+</sup>08, LFX09, MNSC16, RCG<sup>+</sup>10b, SYE19, XHJY17, ZYCZ10]. **viable** [PI12]. **victim** [VSP<sup>+</sup>12]. **Video** [CAMJ15]. **Virtual** [BSSS14, HWJ<sup>+</sup>15, KRHK16, SCEG08, JA14, VED07, WHV<sup>+</sup>13, YZ08]. **Virtualization** [HHC<sup>+</sup>16, SWF16, WWH<sup>+</sup>16, DCP<sup>+</sup>12]. **virtualized** [WWWL13]. **Virtualizing** [WFKL10]. **Virtually** [RFD13]. **Visual** [ZHB18]. **Visualizing** [MMT<sup>+</sup>12]. **VLIW** [CPP08, GKP14, LKL<sup>+</sup>13, LDG<sup>+</sup>13, PI12, TC07, XL07, XT09]. **VLIW-based** [CPP08]. **VM** [YKM17]. **Volatile** [RTK15, WDXJ14]. **Voltage** [APBR16, RCG<sup>+</sup>10b, XMM04]. **Voltages** [HK14]. **vs** [LMZ18, SV05]. **VSim** [RPE12]. **Vulnerability** [TS15, WAST16, LKL<sup>+</sup>13].

**WADE** [WSC<sup>+</sup>13]. **wakeup** [YCCY11]. **warmup** [HS05]. **warp** [FSYA09]. **watt** [TBC<sup>+</sup>12]. **Wave** [CAY<sup>+</sup>18]. **Way** [LMZ18, ZVYN05]. **way-halting** [ZVYN05]. **WC** [ZWHM05]. **WCET** [DBH16, KTAE16, ZWHM05, ZWY17]. **WCET-Aware** [ZWY17]. **Wear** [JDZ<sup>+</sup>13]. **Wear-Leveling** [JDZ<sup>+</sup>13]. **Web** [PCM16]. **Weight** [GG18]. **Weight-Sharing** [GG18]. **weighting** [VS11]. **WENO** [CAY<sup>+</sup>18]. **Whole** [ZG05]. **Wide** [MMS15, PI12]. **wide-issue** [PI12]. **Width** [SMKH15, RPS06]. **width-partitioned** [RPS06]. **window** [VS11]. **wins** [ATGN<sup>+</sup>13]. **wires** [IWP<sup>+</sup>04]. **within** [BCVN10].

**Without** [LHC<sup>+</sup>17, RLS15, KRHK16]. **Work** [CG15a, HLSW17]. **Work-Queue** [HLSW17]. **Workload** [WLWB19, AVG12, CG14]. **workload-aware** [CG14]. **Workloads** [GVT<sup>+</sup>17, LYH16, SLJ<sup>+</sup>18, DWDS13, JEBJ08, LTG12, WA08]. **Works** [LKV12]. **worst** [AFD12]. **worst-case** [AFD12]. **Write** [LWF<sup>+</sup>16, RJSA18, RLS15, DZC<sup>+</sup>13, JLCR13]. **Writeback** [WSC<sup>+</sup>13, ZDC<sup>+</sup>12]. **Writeback-aware** [WSC<sup>+</sup>13, ZDC<sup>+</sup>12]. **WSNs** [LZYZ09].

**x86** [CCD12, LHW<sup>+</sup>19]. **XL** [XT09].

## References

**Akturk:2016:ABN**

[AAI<sup>+</sup>16] Ismail Akturk, Riad Akram, Mohammad Majharul Islam, Abdullah Muzahid, and Ulya R. Karpuzcu. Accuracy bugs: a new class of concurrency bugs to exploit algorithmic noise tolerance. *ACM Transactions on Architecture and Code Optimization*, 13(4):48:1–48:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Andreetta:2016:FPF**

[ABB<sup>+</sup>16] Christian Andreetta, Vivien Bégot, Jost Berthold, Martin Elsman, Fritz Henglein, Troels Henriksen, Maj-Britt Nordfang, and Cosmin E. Oancea. FinPar: a parallel financial benchmark. *ACM Transactions on Architecture and Code Optimization*, 13(2):18:1–18:??, June 2016. CODEN ???? ISSN

- 1544-3566 (print), 1544-3973 (electronic).
- [ABP<sup>+</sup>17] Amir H. Ashouri, Andrea Bignoli, Gianluca Palermo, Cristina Silvano, Sameer Kulka-**Ashouri:2017:MMC**rni, and John Cavazos. MiCOMP: Mitigating the compiler phase-ordering problem using optimization subsequences and machine learning. *ACM Transactions on Architecture and Code Optimization*, 14(3):29:1–29:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Aca16] Manuel Acacio. List of distinguished reviewers ACM TACO 2014. *ACM Transactions on Architecture and Code Optimization*, 13(3):31:1–31:??, September 2016. CODEN ???? **Acacio:2016:LDR** ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ACA<sup>+</sup>19] Franciso J. Andújar, Salvador Coll, Marina Alonso, Pedro López, and Juan-Miguel Martínez. POWAR: Power-aware routing in HPC networks with on/off links. *ACM Transactions on Architecture and Code Optimization*, 15(4):61:1–61:??, January 2019. CODEN ???? **Andujar:2019:PPA** ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ACGK04] Alex Aletà, Josep M. Codina, Antonio González, and David Kaeli. Removing communications in clustered microarchitectures through instruction replication. *ACM Transactions on Architecture and Code Optimization*, 1(2):127–151, June 2004. CODEN ???? **Aleta:2004:RCC** ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AEJE16] Almutaz Adileh, Stijn Eyer-**Adileh:2016:MHP**man, Aamer Jaleel, and Lieven Eeckhout. Maximizing heterogeneous processor performance under power constraints. *ACM Transactions on Architecture and Code Optimization*, 13(3):29:1–29:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AFD07] Diego Andrade, Basilio B. **Andrade:2007:PAA**Fraguela, and Ramón Doallo. Precise automatable analytical modeling of the cache behavior of codes with indirections. *ACM Transactions on Architecture and Code Optimization*, 4(3):16:1–16:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AFD12] Diego Andrade, Basilio B. **Andrade:2012:SAW**Fraguela, and Ramón Doallo. Static analysis of the worst-case memory performance for



- irregular codes with indirects. *ACM Transactions on Architecture and Code Optimization*, 9(3):20:1–20:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AGI<sup>+</sup>12] Jorge Albericio, Rubén Gran, Pablo Ibáñez, Víctor Viñals, and Jose María Llabería. ABS: a low-cost adaptive controller for prefetching in a banked shared last-level cache. *ACM Transactions on Architecture and Code Optimization*, 8(4):19:1–19:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AGVO05] Jaume Abella, Antonio González, Xavier Vera, and Michael F. P. O’Boyle. IATAC: a smart predictor to turn-off L2 cache lines. *ACM Transactions on Architecture and Code Optimization*, 2(1):55–77, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AHA<sup>+</sup>19] Leonid Azriel, Lukas Hummel, Reto Achermann, Alex Richardson, Moritz Hoffmann, Avi Mendelson, Timothy Roscoe, Robert N. M. Watson, Paolo Faraboschi, and Dejan Milojevic. Memory-side protection with a capability enforcement co-processor. *ACM Transactions on Architecture and Code Optimization*, 16(1):5:1–5:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AIVL13] Jorge Albericio, Pablo Ibáñez, Víctor Viñals, and Jose María Llabería. Exploiting reuse locality on inclusive shared last-level caches. *ACM Transactions on Architecture and Code Optimization*, 9(4):38:1–38:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ÄJE<sup>+</sup>16] Tomi Äijö, Pekka Jääskeläinen, Tapio Elomaa, Heikki Kullata, and Jarmo Takala. Integer linear programming-based scheduling for transport triggered architectures. *ACM Transactions on Architecture and Code Optimization*, 12(4):59:1–59:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AJK<sup>+</sup>12] Jung Ho Ahn, Norman P. Jouppi, Christos Kozyrakis, Jacob Leverich, and Robert S. Schreiber. Improving system energy efficiency with memory rank subsetting. *ACM Transactions on Architecture and Code Optimization*, 9(1):4:1–4:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Albericio:2012:ALC****Albericio:2013:ERL****Abella:2005:ISP****Aijo:2016:ILP****Ahn:2012:ISE****Azriel:2019:MSP**

- [AMG16] **Anderson:2016:AVI** Andrew Anderson, Avinash Malik, and David Gregg. Automatic vectorization of interleaved data revisited. *ACM Transactions on Architecture and Code Optimization*, 12(4):50:1–50:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Ano15] **Anonymous:2015:LDR** Anonymous. List of distinguished reviewers ACM TACO 2014. *ACM Transactions on Architecture and Code Optimization*, 11(4):68:1–68:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AMP<sup>+</sup>16] **Ashouri:2016:CCA** Amir Hossein Ashouri, Giovanni Mariani, Gianluca Palermo, Eunjung Park, John Cavazos, and Cristina Silvano. COBAYN: Compiler autotuning framework using Bayesian networks. *ACM Transactions on Architecture and Code Optimization*, 13(2):21:1–21:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AP17] **Alias:2017:OAC** Christophe Alias and Alexandru Plesco. Optimizing affine control with semantic factorizations. *ACM Transactions on Architecture and Code Optimization*, 14(4):52:1–52:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [APBR16] **Ardestani:2016:MMV** Ehsan K. Ardestani, Rafael Trapani Possignolo, Jose Luis Briz, and Jose Renau. Managing mismatches in voltage stacking with CoreUnfolding. *ACM Transactions on Architecture and Code Optimization*, 12(4):43:1–43:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Ano13a] **Anonymous:2013:LDR** Anonymous. List of distinguished reviewers ACM TACO. *ACM Transactions on Architecture and Code Optimization*, 10(4):65:1–65:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Ano13b] **Anonymous:2013:TR** Anonymous. TACO reviewers 2012. *ACM Transactions on Architecture and Code Optimization*, 10(3):9:1–9:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [APG13] **Abad:2013:LLE** Pablo Abad, Valentin Puente, and Jose-Angel Gregorio. LIGERO: a light but efficient router conceived for cache-coherent chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 9(4):37:1–37:??, January 2013. CODEN

- ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Asher:2013:HTL**
- [AR13] Yosi Ben Asher and Nadav Rotem. Hybrid type legalization for a sparse SIMD instruction set. *ACM Transactions on Architecture and Code Optimization*, 10(3):11:1–11:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Akkary:2004:ARE**
- [ARS04] Haitham Akkary, Ravi Rajwar, and Srikanth T. Srinivasan. An analysis of a resource efficient checkpoint architecture. *ACM Transactions on Architecture and Code Optimization*, 1(4):418–444, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Antao:2013:CFA**
- [AS13] Samuel Antão and Leonel Sousa. The CRNS framework and its application to programmable and reconfigurable cryptography. *ACM Transactions on Architecture and Code Optimization*, 9(4):33:1–33:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Ahn:2013:SHR**
- [ASK13] Jung Ho Ahn, Young Hoon Son, and John Kim. Scalable high-radix router microarchitecture using a network switch organization. *ACM Transactions on Architecture and Code Optimization*, 10(3):17:1–17:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Anbar:2016:EHL**
- [ASK+16] Ahmad Anbar, Olivier Serres, Engin Kayraklioglu, Abdel-Hameed A. Badawy, and Tarek El-Ghazawi. Exploiting hierarchical locality in deep parallel architectures. *ACM Transactions on Architecture and Code Optimization*, 13(2):16:1–16:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Azhar:2017:SQS**
- [ASP17] M. Waqar Azhar, Per Stenström, and Vassilis Papaefstathiou. SLOOP: QoS-supervised loop execution to reduce energy on heterogeneous architectures. *ACM Transactions on Architecture and Code Optimization*, 14(4):41:1–41:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Angerd:2017:FAC**
- [ASS17] Alexandra Angerd, Erik Sinterorn, and Per Stenström. A framework for automated and controlled floating-point accuracy reduction in graphics applications on GPUs. *ACM Transactions on Architecture and Code Optimization*, 14(4):46:1–46:??, December 2017.

- CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ASV<sup>+</sup>16] Shoaib Akram, Jennifer B. Sartor, Kenzo Van Craeynest, Wim Heirman, and Lieven Eeckhout. Boosting the priority of garbage: Scheduling collection on heterogeneous multi-core processors. *ACM Transactions on Architecture and Code Optimization*, 13(1):4:1–4:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AvRF07] Wolfram Amme, Jeffery von Ronne, and Michael Franz. SSA-based mobile code: Implementation and empirical evaluation. *ACM Transactions on Architecture and Code Optimization*, 4(2):13:1–13:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ATGN<sup>+</sup>13] Adrià Armejach, Ruben Titos-Gil, Anurag Negi, Osman S. Unsal, and Adrián Cristal. Techniques to improve performance in requester-wins hardware transactional memory. *ACM Transactions on Architecture and Code Optimization*, 10(4):42:1–42:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AYC16] Junwhan Ahn, Sungjoo Yoo, and Kiyoung Choi. AIM: Energy-efficient aggregation inside the memory hierarchy. *ACM Transactions on Architecture and Code Optimization*, 13(4):34:1–34:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AVG12] Zahra Abbasi, Georgios Varsamopoulos, and Sandeep K. S. Gupta. TACOMA: Server and workload management in Internet data centers considering cooling-computing power trade-off and energy proportionality. *ACM Transactions on Architecture and Code Optimization*, 9(2):11:1–11:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [AYL<sup>+</sup>18] Yulong Ao, Chao Yang, Fangfang Liu, Wanwang Yin, Lijuan Jiang, and Qiao Sun. Performance optimization of the HPCG benchmark on the Sunway TaihuLight Supercomputer. *ACM Transactions on Architecture and Code Optimization*, 15(1):11:1–11:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- Arteaga:2017:GFG**
- [AZG17] Jaime Arteaga, Stéphane Zuckerman, and Guang R. Gao. Generating fine-grain multi-threaded applications using a multigrain approach. *ACM Transactions on Architecture and Code Optimization*, 14(4):47:1–47:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Bai:2004:LPO**
- [BB04] Yu Bai and R. Iris Bahar. A low-power in-order/out-of-order issue queue. *ACM Transactions on Architecture and Code Optimization*, 1(2):152–179, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Belviranli:2013:DSS**
- [BBG13] Mehmet E. Belviranli, Laxmi N. Bhuyan, and Rajiv Gupta. A dynamic self-scheduling scheme for heterogeneous multiprocessor architectures. *ACM Transactions on Architecture and Code Optimization*, 9(4):57:1–57:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Becchi:2013:DTS**
- [BC13] Michela Becchi and Patrick Crowley. A-DFA: a time- and space-efficient DFA compression algorithm for fast regular expression evaluation. *ACM Transactions on Architecture and Code Optimization*, 10(1):4:1–4:26, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Belleville:2019:ASP**
- [BCHC19] Nicolas Belleville, Damien Couroussé, Karine Heydemann, and Henri-Pierre Charles. Automated software protection for the masses against side-channel attacks. *ACM Transactions on Architecture and Code Optimization*, 15(4):47:1–47:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3281662&ftid=2018231&&down=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3281662&ftid=2018231&&down=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- Bhattacharjee:2011:PLC**
- [BCM11] Abhishek Bhattacharjee, Gilberto Contreras, and Margaret Martonosi. Parallelization libraries: Characterizing and reducing overheads. *ACM Transactions on Architecture and Code Optimization*, 8(1):5:1–5:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Buyukkurt:2010:IHL**
- [BCVN10] Betul Buyukkurt, John Cortes, Jason Villarreal, and Walid A. Najjar. Impact of high-level transformations within the ROCCC framework. *ACM Transactions on Architecture and Code Optimization*, 7(4):

17:1–17:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Baghdadi:2013:ILT**

[BCVT13] Riyadh Baghdadi, Albert Cohen, Sven Verdoolaege, and Konrad Trifunović. Improved loop tiling based on the removal of spurious false dependences. *ACM Transactions on Architecture and Code Optimization*, 9(4):52:1–52:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Breughe:2013:SRB**

[BE13] Maximilien B. Breughe and Lieven Eeckhout. Selecting representative benchmark inputs for exploring microprocessor design spaces. *ACM Transactions on Architecture and Code Optimization*, 10(4):37:1–37:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Breugh:2015:MAM**

[BEE15] Maximilien B. Breugh, Stijn Eyerman, and Lieven Eeckhout. Mechanistic analytical modeling of superscalar in-order processor performance. *ACM Transactions on Architecture and Code Optimization*, 11(4):50:1–50:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Balasubramanian:2015:EGL**

[BGG<sup>+</sup>15] Raghuraman Balasubramanian, Vinay Gangadhar, Ziliang Guo, Chen-Han Ho, Cherin Joseph, Jaikrishnan Menon, Mario Paulo Drummond, Robin Paul, Sharath Prasad, Pradip Valathol, and Karthikeyan Sankaralingam. Enabling GPGPU low-level hardware explorations with MIAOW: an open-source RTL implementation of a GPGPU. *ACM Transactions on Architecture and Code Optimization*, 12(2):21:1–21:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Bao:2016:SDF**

[BHC<sup>+</sup>16] Wenlei Bao, Changwan Hong, Sudheer Chunduri, Sriram Krishnamoorthy, Louis-Noël Pouchet, Fabrice Rastello, and P. Sadayappan. Static and dynamic frequency scaling on multicore CPUs. *ACM Transactions on Architecture and Code Optimization*, 13(4):51:1–51:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Bilas:2019:LDR**

[Bil19] Angelos Bilas. List of 2018 distinguished reviewers ACM TACO. *ACM Transactions on Architecture and Code Optimization*, 15(4):69:1–69:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Benatia:2018:BSM**

- [BJWS18] Akrem Benatia, Weixing Ji, Yizhuo Wang, and Feng Shi. BestSF: a sparse meta-format for optimizing SpMV on GPU. *ACM Transactions on Architecture and Code Optimization*, 15(3):29:1–29:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3226228&ftid=2001288&dw=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3226228&ftid=2001288&dw=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E). [BRSJG12]

**Bakhoda:2013:DCN**

- [BKA13] Ali Bakhoda, John Kim, and Tor M. Aamodt. Designing on-chip networks for throughput accelerators. *ACM Transactions on Architecture and Code Optimization*, 10(3):21:1–21:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Balasubramonian:2017:CNT**

- [BKM<sup>+</sup>17] Rajeev Balasubramonian, Andrew B. Kahng, Naveen Muralimanohar, Ali Shafiee, and Vaishnav Srinivas. CACTI 7: New tools for interconnect exploration in innovative off-chip memories. *ACM Transactions on Architecture and Code Optimization*, 14(2):14:1–14:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [BSL17]

**Bahmann:2015:PRC**

- [BRJM15] Helge Bahmann, Nico Reissmann, Magnus Jahre, and Jan Christian Meyer. Perfect reconstructability of control flow from demand dependence graphs. *ACM Transactions on Architecture and Code Optimization*, 11(4):66:1–66:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Bogdanski:2012:SFC**

- Bartosz Bogdanski, Sven-Arne Reinemo, Frank Olaf Sem-Jacobsen, and Ernst Gunnar Gran. sFtree: a fully connected and deadlock-free switch-to-switch routing algorithm for fat-trees. *ACM Transactions on Architecture and Code Optimization*, 8(4):55:1–55:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Baroudi:2017:OTB**

- Toufik Baroudi, Rachid Seghir, and Vincent Loechner. Optimization of triangular and banded matrix operations using 2 d-packed layouts. *ACM Transactions on Architecture and Code Optimization*, 14(4):55:1–55:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Bower:2007:ODH**

- [BSO07] Fred A. Bower, Daniel J. Sorin, and Sule Ozev. Online diag-

- nosis of hard faults in microprocessors. *ACM Transactions on Architecture and Code Optimization*, 4(2):8:1–8:??, June 2007. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [BSSS14] Davide B. Bartolini, Filippo Sironi, Donatella Sciuto, and Marco D. Santambrogio. Automated fine-grained CPU provisioning for virtual machines. *ACM Transactions on Architecture and Code Optimization*, 11(3):27:1–27:??, October 2014. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [BSWLE13] Alen Bardizbanyan, Magnus Sjölander, David Whalley, and Per Larsson-Edefors. Designing a practical data filter cache to improve both energy efficiency and performance. *ACM Transactions on Architecture and Code Optimization*, 10(4):54:1–54:??, December 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [BTS10] Michael Boyer, David Tarjan, and Kevin Skadron. Federation: Boosting per-thread performance of throughput-oriented manycore architectures. *ACM Transactions on Architecture and Code Optimization*, 7(4):19:1–19:??, December 2010. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [BVIB12] Ali Galip Bayrak, Nikola Velickovic, Paolo Ienne, and Wayne Burleson. An architecture-independent instruction shuffler to protect against side-channel attacks. *ACM Transactions on Architecture and Code Optimization*, 8(4):20:1–20:??, January 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [BWG<sup>+</sup>12] Tom M. Bruintjes, Karel H. G. Walters, Sabih H. Gerez, Bert Molenkamp, and Gerard J. M. Smit. Sabrewing: a lightweight architecture for combined floating-point and integer arithmetic. *ACM Transactions on Architecture and Code Optimization*, 8(4):41:1–41:??, January 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [BWLRO6] Chris Bentley, Scott A. Watterson, David K. Lowenthal, and Barry Rountree. Implicit array bounds checking on 64-bit architectures. *ACM Transactions on Architecture and Code Optimization*, 3(4):502–527, December 2006. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Bartolini:2014:AFG**

**Bayrak:2012:AI**

**Bruintjes:2012:SLA**

**Bardizbanyan:2013:DPD**

**Bentley:2006:IAB**

**Boyer:2010:FBP**



- Barik:2013:DNS**
- [BZS13] Rajkishore Barik, Jisheng Zhao, and Vivek Sarkar. A decoupled non-SSA global register allocation using bipartite liveness graphs. *ACM Transactions on Architecture and Code Optimization*, 10(4):63:1–63:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Chen:2011:HAM**
- [CA11] Xi E. Chen and Tor M. Aamodt. Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs. *ACM Transactions on Architecture and Code Optimization*, 8(3):10:1–10:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Chaudhuri:2017:MSC**
- [CAGS17] Mainak Chaudhuri, Mukesh Agrawal, Jayesh Gaur, and Sreenivas Subramoney. Micro-sector cache: Improving space utilization in sectored DRAM caches. *ACM Transactions on Architecture and Code Optimization*, 14(1):7:1–7:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Chi:2015:LPH**
- [CAMJ15] Chi Ching Chi, Mauricio Alvarez-Mesa, and Ben Juurlink. Low-power high-efficiency video decoding using general-purpose processors. *ACM Transactions on Architecture and Code Optimization*, 11(4):56:1–56:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Cai:2018:ESH**
- [CAY+18] Ying Cai, Yulong Ao, Chao Yang, Wenjing Ma, and Haitao Zhao. Extreme-scale high-order WENO simulations of 3-D detonation wave with 10 million cores. *ACM Transactions on Architecture and Code Optimization*, 15(2):26:1–26:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Colombet:2015:SOS**
- [CBD15] Quentin Colombet, Florian Brandner, and Alain Darte. Studying optimal spilling in the light of SSA. *ACM Transactions on Architecture and Code Optimization*, 11(4):47:1–47:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Chen:2013:TME**
- [CC13] Rong Chen and Haibo Chen. Tiled-MapReduce: Efficient and flexible MapReduce processing on multicore with tiling. *ACM Transactions on Architecture and Code Optimization*, 10(1):3:1–3:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [CC18] **Chen:2018:ESE**  
Kuan-Chung Chen and Chung-Ho Chen. Enabling SIMT execution model on homogeneous multi-core system. *ACM Transactions on Architecture and Code Optimization*, 15(1):6:1–6:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [CCPG13]
- [CCD12] **Cleemput:2012:CMT**  
Jeroen V. Cleemput, Bart Coppens, and Bjorn De Sutter. Compiler mitigations for time attacks on modern x86 processors. *ACM Transactions on Architecture and Code Optimization*, 8(4):23:1–23:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [CCZ13]
- [CCL<sup>+</sup>13] **Chen:2013:DRU**  
Yunji Chen, Tianshi Chen, Ling Li, Ruiyang Wu, Daofu Liu, and Weiwu Hu. Deterministic replay using global clock. *ACM Transactions on Architecture and Code Optimization*, 10(1):1:1–1:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [CDM13]
- [CCM<sup>+</sup>16] **Chasapis:2016:PEI**  
Dimitrios Chasapis, Marc Casas, Miquel Moretó, Raul Vidal, Eduard Ayguadé, Jesús Labarta, and Mateo Valero. PARSECS: Evaluating the impact of task parallelism in the PARSEC benchmark suite. *ACM Transactions on Architecture and Code Optimization*, 12(4):41:1–41:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [CCPG13]
- Cleary:2013:FAT**  
Jimmy Cleary, Owen Callanan, Mark Purcell, and David Gregg. Fast asymmetric thread synchronization. *ACM Transactions on Architecture and Code Optimization*, 9(4):27:1–27:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Chen:2013:CME**  
Long Chen, Yanan Cao, and Zhao Zhang. E<sup>3</sup>CC: a memory error protection scheme with novel address mapping for sub-ranked and low-power memories. *ACM Transactions on Architecture and Code Optimization*, 10(4):32:1–32:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Coppens:2013:FDB**  
Bart Coppens, Bjorn De Sutter, and Jonas Maebe. Feedback-driven binary code diversification to the special issue on high-performance embedded architectures and compilers. *ACM Transactions on Architecture and Code Optimization*, 9(4):24:1–24:??, January 2013. CODEN ???? ISSN

1544-3566 (print), 1544-3973 (electronic).

**Chrysos:2013:HCP**

- [CDPD13] Grigorios Chrysos, Panagiotis Dagritzikos, Ioannis Papaefstathiou, and Apostolos Dollas. HC-CART: a parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system. *ACM Transactions on Architecture and Code Optimization*, 9(4):47:1–47:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [CFH<sup>+</sup>12]

**Cruz:2016:HAT**

- [CDPN16] Eduardo H. M. Cruz, Matthias Diener, Laércio L. Pilla, and Philippe O. A. Navaux. Hardware-assisted thread and data mapping in hierarchical multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 13(3):28:1–28:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [CG14]

**Chrysanthou:2016:ORT**

- [CEP<sup>+</sup>16] Kypros Chrysanthou, Panayiotis Englezakis, Andreas Prodromou, Andreas Panteli, Chrysostomos Nicopoulos, Yianakis Sazeides, and Giorgos Dimitrakopoulos. An online and real-time fault detection and localization mechanism for network-on-chip architectures. *ACM Transactions on Architecture and Code Optimization*, [CG15a]

13(2):22:1–22:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Chen:2012:DIO**

Yang Chen, Shuangde Fang, Yuanjie Huang, Lieven Eeckhout, Grigori Fursin, Olivier Temam, and Chengyong Wu. Deconstructing iterative optimization. *ACM Transactions on Architecture and Code Optimization*, 9(3):21:1–21:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Chen:2014:AWA**

Quan Chen and Minyi Guo. Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 11(1):8:1–8:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Chen:2015:LAW**

Quan Chen and Minyi Guo. Locality-aware work stealing based on online profiling and auto-tuning for multisocket multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 12(2):22:1–22:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Cilardo:2015:IMM**

Alessandro Cilardo and Luca Gallo. Improving multibank

- memory access parallelism with lattice-based partitioning. *ACM Transactions on Architecture and Code Optimization*, 11(4):45:1–45:??, January 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [CK11]
- [CH06] Yoonseo Choi and Hwansoo Han. Optimal register reassignment for register stack overflow minimization. *ACM Transactions on Architecture and Code Optimization*, 3(1):90–114, March 2006. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [CNS16a]
- [Carlson:2014:EHL] Trevor E. Carlson, Wim Heirman, Stijn Eyerman, Ibrahim Hur, and Lieven Eeckhout. An evaluation of high-level mechanistic core models. *ACM Transactions on Architecture and Code Optimization*, 11(3):28:1–28:??, October 2014. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [CNS+16b]
- [CI13] Fabien Coelho and François Irigoien. API compilation for image hardware accelerators. *ACM Transactions on Architecture and Code Optimization*, 9(4):49:1–49:??, January 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [CPB+07]
- [Cher:2011:EEC] Chen-Yong Cher and Eren Kursun. Exploring the effects of on-chip thermal variation on high-performance multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 8(1):2:1–2:??, April 2011. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [C:2016:FGM] Unnikrishnan C, Rupesh Nasre, and Y. N. Srikant. Falcon: a graph manipulation language for heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):54:1–54:??, January 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Cattaneo:2016:HAI] Riccardo Cattaneo, Giuseppe Natale, Carlo Scignano, Donatella Sciuto, and Marco Domenico Santambrogio. On how to accelerate iterative stencil loops: a scalable streaming-based approach. *ACM Transactions on Architecture and Code Optimization*, 12(4):53:1–53:??, January 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Constantinides:2007:ARC] Kypros Constantinides, Stephen Plaza, Jason Blome, Valeria Bertacco, Scott Mahlke,

- Todd Austin, Bin Zhang, and Michael Orshansky. Architecting a reliable CMP switch architecture. *ACM Transactions on Architecture and Code Optimization*, 4(1):2:1–2:37, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [CPP08] Vincenzo Catania, Maurizio Palesi, and Davide Patti. Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems. *ACM Transactions on Architecture and Code Optimization*, 5(2):11:1–11:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [CPS+15] Hsiang-Yun Cheng, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahmut Kandemir, Jack Sampson, and Yuan Xie. EECache: a comprehensive study on the architectural design for energy-efficient last-level caches in chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 12(2):17:1–17:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [CRSP09] Siddhartha Chhabra, Brian Rogers, Yan Solihin, and Milos Prvulovic. Making secure processors OS- and performance-friendly. *ACM Transactions on Architecture and Code Optimization*, 5(4):16:1–16:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [CS10] Zhong-Ho Chen and Alvin W. Y. Su. A hardware/software framework for instruction and data scratchpad memory allocation. *ACM Transactions on Architecture and Code Optimization*, 7(1):2:1–2:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [CS13] Doris Chen and Deshanand Singh. Profile-guided floating-to fixed-point conversion for hybrid FPGA-processor applications. *ACM Transactions on Architecture and Code Optimization*, 9(4):43:1–43:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [CSK19] Neal C. Crago, Mark Stephenson, and Stephen W. Keckler. Exposing memory access patterns to improve instruction and memory efficiency in GPUs. *ACM Transactions on Architecture and Code Optimization*, 15(4):45:1–45:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-

- 3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3280851&ftid=2014784&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3280851&ftid=2014784&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E). ■
- [CST<sup>+</sup>06] Luis Ceze, Karin Strauss, James Tuck, Josep Torrellas, and Jose Renau. CAVA: Using checkpoint-assisted value prediction to hide L2 misses. *ACM Transactions on Architecture and Code Optimization*, 3(2): 182–208, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [CT06]
- [CSTM04] Adrián Cristal, Oliverio J. Santana, Mateo Valero, and José F. Martínez. Toward kilo-instruction processors. *ACM Transactions on Architecture and Code Optimization*, 1(4): 389–417, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [CT08]
- [CT04] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 1(1):1–2, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [CVB15]
- [CT05] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 2(1):1–2, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Calder:2006:I]
- [Calder:2007:I] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 3(1):1–2, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Calder:2007:I]
- [Calder:2008:E] Brad Calder and Dean Tullsen. Editorial. *ACM Transactions on Architecture and Code Optimization*, 5(1):1:1–1:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Calder:2008:E]
- [Camarero:2015:TCH] Cristóbal Camarero, Enrique Vallejo, and Ramón Bevide. Topological characterization of Hamming and dragonfly networks and its implications on routing. *ACM Transactions on Architecture and Code Optimization*, 11(4):39:1–39:??, January 2015. CODEN ???? [Calder:2005:I]

ISSN 1544-3566 (print), 1544-3973 (electronic).

**Chen:2013:EMT**

[CW13]

Chien-Chi Chen and Sheng-De Wang. An efficient multicharacter transition string-matching engine based on the Aho–Corasick algorithm. *ACM Transactions on Architecture and Code Optimization*, 10(4):25:1–25:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Crandall:2006:MAS**

[CWC06]

Jedidiah R. Crandall, S. Felix Wu, and Frederic T. Chong. Minos: Architectural support for protecting control data. *ACM Transactions on Architecture and Code Optimization*, 3(4):359–389, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Cui:2013:LCA**

[CWCS13]

Yan Cui, Yingxin Wang, Yu Chen, and Yuanchun Shi. Lock-contention-aware scheduler: a scalable and energy-efficient method for addressing scalability collapse on multi-core systems. *ACM Transactions on Architecture and Code Optimization*, 9(4):44:1–44:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Chen:2016:RER**

[CWMC16]

Hsing-Min Chen, Carole-Jean Wu, Trevor Mudge, and

Chaitali Chakrabarti. RATT-ECC: Rate adaptive two-tiered error correction codes for reliable 3D die-stacked memory. *ACM Transactions on Architecture and Code Optimization*, 13(3):24:1–24:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Co:2006:ETC**

[CWS06]

Michele Co, Dee A. B. Weikle, and Kevin Skadron. Evaluating trace cache energy efficiency. *ACM Transactions on Architecture and Code Optimization*, 3(4):450–476, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Chen:2016:IDO**

[CWW<sup>+</sup>16]

Wenjie Chen, Zhibin Wang, Qin Wu, Jiuzhen Liang, and Zhilei Chai. Implementing dense optical flow computation on a heterogeneous FPGA SoC in C. *ACM Transactions on Architecture and Code Optimization*, 13(3):25:1–25:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Cui:2012:EPO**

[CXW<sup>+</sup>12]

Huimin Cui, Jingling Xue, Lei Wang, Yang Yang, Xiaobing Feng, and Dongrui Fan. Extendable pattern-oriented optimization directives. *ACM Transactions on Architecture and Code Optimization*, 9(3):14:1–14:??, September 2012.

- CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [CYXF13] **Cui:2013:LOC** Huimin Cui, Qing Yi, Jingling Xue, and Xiaobing Feng. Layout-oblivious compiler optimization for matrix computations. *ACM Transactions on Architecture and Code Optimization*, 9(4):35:1–35:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [DAP<sup>+</sup>15]
- [CZ07] **Chen:2007:CRL** Yu Chen and Fuxin Zhang. Code reordering on limited branch offset. *ACM Transactions on Architecture and Code Optimization*, 4(2):10:1–10:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DAD16] **Das:2016:RDB** Subhasis Das, Tor M. Aamodt, and William J. Dally. Reuse distance-based probabilistic cache replacement. *ACM Transactions on Architecture and Code Optimization*, 12(4):33:1–33:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [DBH16]
- [DAKK19] **Dogan:2019:ASU** Halit Dogan, Masab Ahmad, Brian Kahne, and Omer Khan. Accelerating synchronization using moving compute to data model at 1,000-core multi-core scale. *ACM Transactions on Architecture and Code Optimization*, 16(1):4:1–4:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3300208&ftid=2040991&&dwn=1&CFID=115464021&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED](https://dl.acm.org/ft_gateway.cfm?id=3300208&ftid=2040991&&dwn=1&CFID=115464021&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED). [DeOliveiraCastro:2015:CLB]
- [DAP<sup>+</sup>15] Pablo De Oliveira Castro, Chadi Akel, Eric Petit, Mikhail Popov, and William Jalby. CERE: LLVM-based Codelet Extractor and REplayer for piecewise benchmarking and optimization. *ACM Transactions on Architecture and Code Optimization*, 12(1):6:1–6:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DBH16] **Damschen:2016:EWP** Marvin Damschen, Lars Bauer, and Jörg Henkel. Extending the WCET problem to optimize for runtime-reconfigurable processors. *ACM Transactions on Architecture and Code Optimization*, 13(4):45:1–45:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DC07] **Dou:2007:CCM** Jialin Dou and Marcelo Cintra. A compiler cost model for speculative parallelization. *ACM Transactions on Architecture and Code Optimization*, 4(2):



- 12:1–12:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [DDU12]
- Dong:2012:RAE**
- [DCP+12] Yaozu Dong, Yu Chen, Zhenhao Pan, Jinqun Dai, and Yunhong Jiang. ReNIC: Architectural extension to SR-IOV I/O virtualization for efficient replication. *ACM Transactions on Architecture and Code Optimization*, 8(4):40:1–40:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Do:2016:PEH**
- [DD16] Sang Wook Stephen Do and Michel Dubois. Power efficient hardware transactional memory: Dynamic issue of transactions. *ACM Transactions on Architecture and Code Optimization*, 13(1):9:1–9:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [DGGL16]
- DeSensi:2017:BPP**
- [DDT+17] Daniele De Sensi, Tiziano De Matteis, Massimo Torquati, Gabriele Mencagli, and Marco Danelutto. Bringing parallel patterns out of the corner: The P<sup>3</sup>ARSEC benchmark suite. *ACM Transactions on Architecture and Code Optimization*, 14(4):33:1–33:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Das:2012:ELC**
- Dibyendu Das, B. Dupont De Dinechin, and Ramakrishna Upadrasta. Efficient liveness computation using merge sets and DJ-graphs. *ACM Transactions on Architecture and Code Optimization*, 8(4):27:1–27:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- DuBois:2013:PTC**
- [DEE13] Kristof Du Bois, Stijn Eyerman, and Lieven Eeckhout. Per-thread cycle accounting in multicore processors. *ACM Transactions on Architecture and Code Optimization*, 9(4):29:1–29:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Dantras:2016:OIB**
- Amanieu D’antras, Cosmin Gorgovan, Jim Garside, and Mikel Luján. Optimizing indirect branches in dynamic binary translators. *ACM Transactions on Architecture and Code Optimization*, 13(1):7:1–7:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Carlo:2014:FAA**
- [DGI+14] Stefano Di Carlo, Salvatore Galfano, Marco Indaco, Paolo Prinetto, Davide Bertozzi, Piero Olivo, and Cristian Zambelli. FLARES: an aging aware algorithm to autonomously

- adapt the error correction capability in NAND flash memories. *ACM Transactions on Architecture and Code Optimization*, 11(3):26:1–26:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DH16] **Demir:2016:EPP**  
Yigit Demir and Nikos Haravellas. Energy-proportional photonic interconnects. *ACM Transactions on Architecture and Code Optimization*, 13(4):54:1–54:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DHC<sup>+</sup>13] **Diouf:2013:DLM**  
Boubacar Diouf, Can Hantas, Albert Cohen, Özcan Öztürk, and Jens Palsberg. A decoupled local memory allocator. *ACM Transactions on Architecture and Code Optimization*, 9(4):34:1–34:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DHD<sup>+</sup>14] **Drebes:2014:TAD**  
Andi Drebes, Karine Heydemann, Nathalie Drach, Antoniu Pop, and Albert Cohen. Topology-aware and dependence-aware scheduling and memory allocation for task-parallel languages. *ACM Transactions on Architecture and Code Optimization*, 11(3):30:1–30:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DHL<sup>+</sup>12] **Domnitser:2012:NMC**  
Leonid Domnitser, Aamer Jaleel, Jason Loew, Nael Abu-Ghazaleh, and Dmitry Ponomarev. Non-monopolizable caches: Low-complexity miti-
- [DJK13] **Dubach:2013:DMA**  
Christophe Dubach, Timothy M. Jones, and Edwin V. Bonilla. Dynamic microarchitectural adaptation using machine learning. *ACM Transactions on Architecture and Code Optimization*, 10(4):31:1–31:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DHC<sup>+</sup>13] **Dsouza:2016:IMS**  
Sandeep D’souza, Soumya J., and Santanu Chattopadhyay. Integrated mapping and synthesis techniques for network-on-chip topologies with express channels. *ACM Transactions on Architecture and Code Optimization*, 12(4):40:1–40:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DHL<sup>+</sup>12] **Dice:2018:IPH**  
Dave Dice, Maurice Herlihy, and Alex Kogan. Improving parallelism in hardware transactional memory. *ACM Transactions on Architecture and Code Optimization*, 15(1):9:1–9:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DHL<sup>+</sup>12] **Dice:2018:IPH**  
Dave Dice, Maurice Herlihy, and Alex Kogan. Improving parallelism in hardware transactional memory. *ACM Transactions on Architecture and Code Optimization*, 15(1):9:1–9:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- gation of cache side channel attacks. *ACM Transactions on Architecture and Code Optimization*, 8(4):35:1–35:??, January 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [DNT16]
- Dong:2013:CAC**
- [DJX13] Xiangyu Dong, Norman P. Jouppi, and Yuan Xie. A circuit-architecture co-optimization framework for exploring non-volatile memory hierarchies. *ACM Transactions on Architecture and Code Optimization*, 10(4):23:1–23:??, December 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Dolan:2013:CSL**
- [DMG13] Stephen Dolan, Servesh Muralitydharan, and David Gregg. Compiler support for lightweight context switching. *ACM Transactions on Architecture and Code Optimization*, 9(4):36:1–36:??, January 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [DS12]
- Dardaillon:2016:NCF**
- [DMR<sup>+</sup>16] Mickaël Dardaillon, Kevin Marquet, Tanguy Risset, Jérôme Martin, and Henri-Pierre Charles. A new compilation flow for software-defined radio applications on heterogeneous MPSoCs. *ACM Transactions on Architecture and Code Optimization*, 13(2):19:1–19:??, June 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [DNT16]
- Dublish:2016:CCG**
- Saumay Dublish, Vijay Nagarajan, and Nigel Topham. Cooperative caching for GPUs. *ACM Transactions on Architecture and Code Optimization*, 13(4):39:1–39:??, December 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Davari:2015:EGA**
- [DRHK15] Mahdad Davari, Alberto Ros, Erik Hagersten, and Stefanos Kaxiras. The effects of granularity and adaptivity on private/shared classification for coherence. *ACM Transactions on Architecture and Code Optimization*, 12(3):26:1–26:??, October 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Demme:2012:AGC**
- John Demme and Simha Sethumadhavan. Approximate graph clustering for program characterization. *ACM Transactions on Architecture and Code Optimization*, 8(4):21:1–21:??, January 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Deniz:2016:MGM**
- [DS16] Etem Deniz and Alper Sen. MINIME-GPU: Multicore benchmark synthesizer for GPUs.

- ACM Transactions on Architecture and Code Optimization*, 12(4):34:1–34:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DSH<sup>+</sup>18] Bobin Deng, Sriseshan Srikanth, Eric R. Hein, Thomas M. Conte, Erik Debenedictis, Jeanine Cook, and Michael P. Frank. Extending Moore’s Law via computationally error-tolerant computing. *ACM Transactions on Architecture and Code Optimization*, 15(1):8:1–8:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DSK19] Thomas Debrunner, Sajad Saeedi, and Paul H. J. Kelly. AUKE: Automatic kernel code generation for an analogue SIMD focal-plane sensor-processor array. *ACM Transactions on Architecture and Code Optimization*, 15(4):59:1–59:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DSR15] Madan Das, Gabriel Southern, and Jose Renau. Section-based program analysis to reduce overhead of detecting unsynchronized thread communication. *ACM Transactions on Architecture and Code Optimization*, 12(2):23:1–23:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Deng:2018:EML] [DT17] Bobin Deng, Sriseshan Srikanth, Eric R. Hein, Thomas M. Conte, Erik Debenedictis, Jeanine Cook, and Michael P. Frank. Extending Moore’s Law via computationally error-tolerant computing. *ACM Transactions on Architecture and Code Optimization*, 15(1):8:1–8:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Diavastos:2017:SLR] Andreas Diavastos and Pedro Trancoso. SWITCHES: a lightweight runtime for dataflow execution of tasks on many-cores. *ACM Transactions on Architecture and Code Optimization*, 14(3):31:1–31:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [DeSensi:2016:RAP] Daniele De Sensi, Massimo Torquati, and Marco Danellutto. A reconfiguration algorithm for power-aware parallel applications. *ACM Transactions on Architecture and Code Optimization*, 13(4):43:1–43:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Dey:2013:RMD] [DWDS13] Tanima Dey, Wei Wang, Jack W. Davidson, and Mary Lou Soffa. ReSense: Mapping dynamic workloads of colocated multithreaded applications using resource sensitivity. *ACM Transactions on Architecture and Code Optimization*, 10(4):41:1–41:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Debrunner:2019:AAK] Thomas Debrunner, Sajad Saeedi, and Paul H. J. Kelly. AUKE: Automatic kernel code generation for an analogue SIMD focal-plane sensor-processor array. *ACM Transactions on Architecture and Code Optimization*, 15(4):59:1–59:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Das:2015:SBP] Madan Das, Gabriel Southern, and Jose Renau. Section-based program analysis to reduce overhead of detecting unsynchronized thread communication. *ACM Transactions on Architecture and Code Optimization*, 12(2):23:1–23:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [DXMJ11] **Dong:2011:HCU**  
 Xiangyu Dong, Yuan Xie, Naveen Muralimanohar, and Norman P. Jouppi. Hybrid checkpointing using emerging nonvolatile memories for future exascale systems. *ACM Transactions on Architecture and Code Optimization*, 8(2): 6:1–6:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [EE12] **Du:2013:DCC**  
 Yu Du, Miao Zhou, Bruce Childers, Rami Melhem, and Daniel Mossé. Delta-compressed caching for overcoming the write bandwidth limitation of hybrid main memory. *ACM Transactions on Architecture and Code Optimization*, 9(4): 55:1–55:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [EE09] **Eyerman:2009:MLP**  
 Stijn Eyerman and Lieven Eeckhout. Memory-level parallelism aware fetch policies for simultaneous multithreading processors. *ACM Transactions on Architecture and Code Optimization*, 6(1):3:1–3:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [EE11] **Eyerman:2011:FGD**  
 Stijn Eyerman and Lieven Eeckhout. Fine-grained DVFS using on-chip regulators. *ACM Transactions on Architecture and Code Optimization*, 8(1): 1:1–1:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [EE12] **Eyerman:2012:PMJ**  
 Stijn Eyerman and Lieven Eeckhout. Probabilistic modeling for job symbiosis scheduling on SMT processors. *ACM Transactions on Architecture and Code Optimization*, 9(2): 7:1–7:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [EMR14] **Eyerman:2014:MTM**  
 Stijn Eyerman, Pierre Michaud, and Wouter Rogiest. Multi-program throughput metrics: a systematic approach. *ACM Transactions on Architecture and Code Optimization*, 11(3): 34:1–34:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [EPAG16] **Evtvushkin:2016:UMC**  
 Dmitry Evtvushkin, Dmitry Ponomarev, and Nael Abu-Ghazaleh. Understanding and mitigating covert channels through branch predictors. *ACM Transactions on Architecture and Code Optimization*, 13(1):10:1–10:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [EPS17] **Endo:2017:IBV**  
 Fernando A. Endo, Arthur Perais, and André Sez nec. On

- the interactions between value prediction and compiler optimizations in the context of EOLE. *ACM Transactions on Architecture and Code Optimization*, 14(2):18:1–18:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [FBHN04]
- [EPS18] Ahsen Ejaz, Vassilios Papaefstathiou, and Ioannis Sourdis. DDRNoC: Dual data-rate network-on-chip. *ACM Transactions on Architecture and Code Optimization*, 15(2):25:1–25:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [FBWS13]
- [ERAG<sup>+</sup>16] Jesse Elwell, Ryan Riley, Nael Abu-Ghazaleh, Dmitry Ponomarev, and Iliano Cervesato. Rethinking memory permissions for protection against cross-layer attacks. *ACM Transactions on Architecture and Code Optimization*, 12(4):56:1–56:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [FCD<sup>+</sup>17]
- [ESR<sup>+</sup>15] Venmugil Elango, Naser Sedaghati, Fabrice Rastello, Louis-Noël Pouchet, J. Ramanujam, Radu Teodorescu, and P. Sadayappan. On using the roofline model with lower bounds on data movement. *ACM Transactions on Architecture and Code Optimization*, 11(4):67:1–67:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Fields:2004:ICS]
- Brian A. Fields, Rastislav Bodik, Mark D. Hill, and Chris J. Newburn. Interaction cost and shotgun profiling. *ACM Transactions on Architecture and Code Optimization*, 1(3):272–304, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Fowers:2013:PEC]
- Jeremy Fowers, Greg Brown, John Wernsing, and Greg Stitt. A performance and energy comparison of convolution on GPUs, FPGAs, and multicore processors. *ACM Transactions on Architecture and Code Optimization*, 9(4):25:1–25:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Ferroni:2017:PCM]
- Matteo Ferroni, Andrea Corna, Andrea Damiani, Rolando Brondolin, Juan A. Colmenares, Steven Hofmeyr, John D. Kubiawicz, and Marco D. Santambrogio. Power consumption models for multi-tenant server infrastructures. *ACM Transactions on Architecture and Code Optimization*, 14(4):38:1–38:??, December 2017. CODEN ???? ISSN

1544-3566 (print), 1544-3973 (electronic).

**Fang:2014:PPA**

- [FDF<sup>+</sup>14] Shuangde Fang, Zidong Du, Yuntan Fang, Yuanjie Huang, Yang Chen, Lieven Eeckhout, Olivier Temam, Huawei Li, Yunji Chen, and Chengyong Wu. Performance portability across heterogeneous SoCs using a generalized library-based approach. *ACM Transactions on Architecture and Code Optimization*, 11(2):21:1–21:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Fauzia:2013:BRD**

- [FER<sup>+</sup>13] Naznin Fauzia, Venmugil Elango, Mahesh Ravishankar, J. Ramanujam, Fabrice Rastello, Atanas Rountev, Louis-Noël Pouchet, and P. Sadayappan. Beyond reuse distance analysis: Dynamic analysis for characterization of data locality potential. *ACM Transactions on Architecture and Code Optimization*, 10(4):53:1–53:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Feng:2012:PPL**

- [FLG12] Min Feng, Changhui Lin, and Rajiv Gupta. PLDS: Partitioning linked data structures for parallelism. *ACM Transactions on Architecture and Code Optimization*, 8(4):38:1–38:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

ISSN 1544-3566 (print), 1544-3973 (electronic).

**Fang:2015:MMD**

- [FMY<sup>+</sup>15] Zhenman Fang, Sanyam Mehta, Pen-Chung Yew, Antonia Zhai, James Greensky, Gautham Beeraka, and Binyu Zang. Measuring microarchitectural details of multi- and many-core memory systems through microbenchmarking. *ACM Transactions on Architecture and Code Optimization*, 11(4):55:1–55:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Fedorov:2013:AAL**

- [FQRG13] Viacheslav V. Fedorov, Sheng Qiu, A. L. Narasimha Reddy, and Paul V. Gratz. ARI: Adaptive LLC-memory traffic management. *ACM Transactions on Architecture and Code Optimization*, 10(4):46:1–46:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Fung:2009:DWF**

- [FSYA09] Wilson W. L. Fung, Ivan Sham, George Yuan, and Tor M. Aamodt. Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware. *ACM Transactions on Architecture and Code Optimization*, 6(2):7:1–7:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [FT10] **Fursin:2010:COP**  
 Grigori Fursin and Olivier Temam. Collective optimization: a practical collaborative approach. *ACM Transactions on Architecture and Code Optimization*, 7(4):20:1–20:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [FTLG11] **Feng:2011:DAD**  
 Min Feng, Chen Tian, Changhui Lin, and Rajiv Gupta. Dynamic access distance driven cache replacement. *ACM Transactions on Architecture and Code Optimization*, 8(3):14:1–14:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [FWJ<sup>+</sup>16] **Fernandes:2016:EHO**  
 Fernando Fernandes, Lucas Weigel, Claudio Jung, Philippe Navaux, Luigi Carro, and Paolo Rech. Evaluation of histogram of oriented gradients soft errors criticality for automotive applications. *ACM Transactions on Architecture and Code Optimization*, 13(4):38:1–38:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [FXC<sup>+</sup>15] **Fang:2015:PIO**  
 Shuangde Fang, Wenwen Xu, Yang Chen, Lieven Eeckhout, Olivier Temam, Yunji Chen, Chengyong Wu, and Xiaobing Feng. Practical iterative optimization for the data center. *ACM Transactions on Architecture and Code Optimization*, 12(2):15:1–15:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [GAM12] **Ghandour:2012:LSB**  
 Walid J. Ghandour, Haitham Akkary, and Wes Masri. Leveraging strength-based dynamic information flow analysis to enhance data value prediction. *ACM Transactions on Architecture and Code Optimization*, 9(1):1:1–1:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [GÁSÁ<sup>+</sup>13] **Gonzalez-Alvarez:2013:AAD**  
 Cecilia González-Álvarez, Jennifer B. Sartor, Carlos Álvarez, Daniel Jiménez-González, and Lieven Eeckhout. Accelerating an application domain with specialized functional units. *ACM Transactions on Architecture and Code Optimization*, 10(4):47:1–47:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [GÁSÁ<sup>+</sup>16] **Gonzalez-alvarez:2016:MEF**  
 Cecilia González-álvarez, Jennifer B. Sartor, Carlos Álvarez, Daniel Jiménez-González, and Lieven Eeckhout. MInGLE: an efficient framework for domain acceleration using low-power specialized functional units. *ACM Transactions on Architecture and Code Optimization*, 13(2):17:1–17:??, June 2016.



- CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [GBD<sup>+</sup>15] Ilya Ganusov and Martin Burtscher. Future execution: a prefetching mechanism that uses multiple cores to speed up single threads. *ACM Transactions on Architecture and Code Optimization*, 3(4):424–449, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [GDD<sup>+</sup>15] Mark Gottscho, Abbas BanaianMofrad, Nikil Dutt, Alex Nicolau, and Puneet Gupta. DPCS: Dynamic power/capacity scaling for SRAM caches in the nanoscale era. *ACM Transactions on Architecture and Code Optimization*, 12(3):27:1–27:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [GDL16] Cosmin Gorgovan, Amanieu D’antras, and Mikel Luján. MAMBO: a low-overhead dynamic binary modification tool for ARM. *ACM Transactions on Architecture and Code Optimization*, 13(1):14:1–14:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [GFD<sup>+</sup>14] Darío Suárez Gracia, Alexandra Ferrerón, Luis Montesano Del Campo, Teresa Monreal Arnal, and Víctor Viñals Yúfera. Revisiting LP-NUCA energy consumption: Cache access policies and adaptive block dropping. *ACM Transactions on Architecture and Code Optimization*, 11(2):19:1–19:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [GG18] James Garland and David Gregg. Low complexity multiply-accumulate units for convolutional neural networks with weight-sharing. *ACM Transactions on Architecture and Code Optimization*, 15(3):31:1–31:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3233300&ftid=2001289&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3233300&ftid=2001289&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- [GGFPRG12] Antonio García-Guirado, Ricardo Fernández-Pascual, Alberto Ros, and José M. García. DAPSCO: Distance-aware partially shared cache organization. *ACM Transactions on Architecture and Code Optimization*, 8(4):25:1–25:??, January 2012. CODEN ???? ISSN

**Gracia:2014:RLN****Ganusov:2006:FEP****Gottscho:2015:DDP****Gorgovan:2016:MLO****Garland:2018:LCM****Garcia-Guirado:2012:DDA**

1544-3566 (print), 1544-3973 (electronic).

**Gareev:2018:HPG**

- [GGK18] Roman Gareev, Tobias Grosser, and Michael Kruse. High-performance generalized tensor operations: a compiler-oriented approach. *ACM Transactions on Architecture and Code Optimization*, 15(3):34:1–34:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3235029&ftid=2001292&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3235029&ftid=2001292&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E). [GHS12]

**Ganser:2017:ISO**

- [GGS<sup>+</sup>17] Stefan Ganser, Armin Grösslinger, Norbert Siegmund, Sven Apel, and Christian Lengauer. Iterative schedule optimization for parallelization in the polyhedron model. *ACM Transactions on Architecture and Code Optimization*, 14(3):23:1–23:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [GK13]

**Ganser:2019:SIP**

- [GGS<sup>+</sup>19] Stefan Ganser, Armin Größlinger, Norbert Siegmund, Sven Apel, and Christian Lengauer. Speeding up iterative polyhedral schedule optimization with surrogate performance models. *ACM Transactions on Architecture and Code Optimization*, 15(4):56:1–56:??, January

2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Gaster:2015:HRA**

Benedict R. Gaster, Derek Hower, and Lee Howes. HRF-relaxed: Adapting HRF to the complexities of industrial heterogeneous memory models. *ACM Transactions on Architecture and Code Optimization*, 12(1):7:1–7:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Guha:2012:MOD**

Apala Guha, Kim Hazelwood, and Mary Lou Soffa. Memory optimization of dynamic binary translators for embedded systems. *ACM Transactions on Architecture and Code Optimization*, 9(3):22:1–22:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Gerards:2013:ODD**

Marco E. T. Gerards and Jan Kuper. Optimal DPM and DVFS for frame-based real-time systems. *ACM Transactions on Architecture and Code Optimization*, 9(4):41:1–41:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Georgiou:2017:ETD**

Kyriakos Georgiou, Steve Kerrison, Zbigniew Chamski, and

- Kerstin Eder. Energy transparency for deeply embedded programs. *ACM Transactions on Architecture and Code Optimization*, 14(1):8:1–8:??, April 2017. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [GNB08]
- [GKP14] Neeraj Goel, Anshul Kumar, and Preeti Ranjan Panda. Shared-port register file architecture for low-energy VLIW processors. *ACM Transactions on Architecture and Code Optimization*, 11(1):1:1–1:??, February 2014. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [Goel:2014:SPR]
- [GMGZP14] M. A. Gonzalez-Mesa, Eladio Gutierrez, Emilio L. Zapata, and Oscar Plata. Effective transactional memory execution management for improved concurrency. *ACM Transactions on Architecture and Code Optimization*, 11(3):24:1–24:??, October 2014. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [Gonzalez-Mesa:2014:ETM]
- [GMW09] Ron Gabor, Avi Mendelson, and Shlomo Weiss. Service level agreement for multithreaded processors. *ACM Transactions on Architecture and Code Optimization*, 6(2):6:1–6:??, June 2009. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [Gabor:2009:SLA]
- [Guo:2008:EHC] Zhi Guo, Walid Najjar, and Betul Buyukkurt. Efficient hardware code generation for FPGAs. *ACM Transactions on Architecture and Code Optimization*, 5(1):6:1–6:??, May 2008. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Garzaran:2005:TBS] María Jesús Garzarán, Milos Prvulovic, José María Llabería, Víctor Viñals, Lawrence Rauchwerger, and Josep Torrellas. Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 2(3):247–279, September 2005. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [GPL+05]
- [Grigorian:2015:ADA] Beayna Grigorian and Glenn Reinman. Accelerating divergent applications on SIMD architectures using neural networks. *ACM Transactions on Architecture and Code Optimization*, 12(1):2:1–2:??, April 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [GR15]

- Geraci:2012:TFP**
- [GS12] James R. Geraci and Sharon M. Sacco. A transpose-free in-place SIMD optimized FFT. *ACM Transactions on Architecture and Code Optimization*, 9(3):23:1–23:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Goens:2017:SSS**
- [GSC17] Andrés Goens, Sergio Siccha, and Jeronimo Castrillon. Symmetry in software synthesis. *ACM Transactions on Architecture and Code Optimization*, 14(2):20:1–20:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Guo:2010:QSS**
- [GSZI10] Fei Guo, Yan Solihin, Li Zhao, and Ravishankar Iyer. Quality of service shared cache management in chip multiprocessor architecture. *ACM Transactions on Architecture and Code Optimization*, 7(3):14:1–14:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Gaspar:2016:FAG**
- [GTT<sup>+</sup>16] Francisco Gaspar, Luis Taniça, Pedro Tomás, Aleksandar Ilic, and Leonel Sousa. A framework for application-guided task management on heterogeneous embedded systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):42:1–42:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Georgakoudis:2017:SSA**
- [GVT<sup>+</sup>17] Giorgis Georgakoudis, Hans Vandierendonck, Peter Thoman, Bronis R. De Supinski, Thomas Fahringer, and Dimitrios S. Nikolopoulos. SCALO: Scalability-aware parallelism orchestration for multi-threaded workloads. *ACM Transactions on Architecture and Code Optimization*, 14(4):54:1–54:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Golander:2008:HMP**
- [GW08] Amit Golander and Shlomo Weiss. Hiding the misprediction penalty of a resource-efficient high-performance processor. *ACM Transactions on Architecture and Code Optimization*, 4(4):6:1–6:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Golander:2009:CAR**
- [GW09] Amit Golander and Shlomo Weiss. Checkpoint allocation and release. *ACM Transactions on Architecture and Code Optimization*, 6(3):10:1–10:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- Gabor:2007:FES**
- [GWM07] Ron Gabor, Shlomo Weiss, and Avi Mendelson. Fairness enforcement in switch on event multithreading. *ACM Transactions on Architecture and Code Optimization*, 4(3):15:1–15:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Gavin:2013:RIF**
- [GWS13] Peter Gavin, David Whalley, and Magnus Sjölander. Reducing instruction fetch energy in multi-issue processors. *ACM Transactions on Architecture and Code Optimization*, 10(4):64:1–64:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Han:2013:PEP**
- [HAC13] Kyuseung Han, Junwhan Ahn, and Kiyong Choi. Power-efficient predication techniques for acceleration of control flow execution on CGRA. *ACM Transactions on Architecture and Code Optimization*, 10(2):8:1–8:??, May 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Hasenplaugh:2012:GBC**
- [HAJ<sup>+</sup>12] William Hasenplaugh, Pritpal S. Ahuja, Aamer Jaleel, Simon Steely Jr., and Joel Emer. The gradient-based cache partitioning algorithm. *ACM Transactions on Architecture and Code Optimization*, 8(4):44:1–44:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Ham:2017:DDS**
- [HAM17] Tae Jun Ham, Juan L. Aragón, and Margaret Martonosi. Decoupling data supply from computation for latency-tolerant communication in heterogeneous architectures. *ACM Transactions on Architecture and Code Optimization*, 14(2):16:1–16:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Hoseinzadeh:2016:SSP**
- [HASA16] Morteza Hoseinzadeh, Mohammad Arjomand, and Hamid Sarbazi-Azad. SPCM: The striped phase change memory. *ACM Transactions on Architecture and Code Optimization*, 12(4):38:1–38:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Huang:2014:HHH**
- [HCC<sup>+</sup>14] Yongbing Huang, Licheng Chen, Zehan Cui, Yuan Ruan, Yungang Bao, Mingyu Chen, and Ninghui Sun. HMTT: a hybrid hardware/software tracing system for bridging the DRAM access trace’s semantic gap. *ACM Transactions on Architecture and Code Optimization*, 11(1):7:1–7:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [HEL<sup>+</sup>09] **Hohenauer:2009:SOF**  
 Manuel Hohenauer, Felix Engel, Rainer Leupers, Gerd Ascheid, and Heinrich Meyr. A SIMD optimization framework for retargetable compilers. *ACM Transactions on Architecture and Code Optimization*, 6(1):2:1–2:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HEMK17] **Hroub:2017:EGC**  
 Ayman Hroub, M. E. S. Elrabaa, M. F. Mudawar, and A. Khayyat. Efficient generation of compact execution traces for multicore architectural simulations. *ACM Transactions on Architecture and Code Optimization*, 14(3):27:1–27:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HHC<sup>+</sup>16] **Hong:2016:OCT**  
 Ding-Yong Hong, Chun-Chen Hsu, Cheng-Yi Chou, Wei-Chung Hsu, Pangfeng Liu, and Jan-Jan Wu. Optimizing control transfer and memory virtualization in full system emulators. *ACM Transactions on Architecture and Code Optimization*, 12(4):47:1–47:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HJW15] **Huda:2015:UTM**  
 Zia Ul Huda, Ali Jannesari, and Felix Wolf. Using template matching to infer parallel design patterns. *ACM Transactions on Architecture and Code Optimization*, 11(4):64:1–64:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HK14] **Hijaz:2014:NLN**  
 Farrukh Hijaz and Omer Khan. NUCA-L1: a non-uniform access latency level-1 cache architecture for multicores operating at near-threshold voltages. *ACM Transactions on Architecture and Code Optimization*, 11(3):29:1–29:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HL07] **Hwang:2007:SSA**  
 Yuan-Shin Hwang and Jia-Jhe Li. Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties. *ACM Transactions on Architecture and Code Optimization*, 4(1):6:1–6:28, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HLC10] **Hwang:2010:DCR**  
 Yuan-Shin Hwang, Tzong-Yen Lin, and Rong-Guey Chang. DisIRer: Converting a retargetable compiler into a multiplatform binary translator. *ACM Transactions on Architecture and Code Optimization*, 7(4):18:1–18:??, December 2010. CODEN ???? ISSN

- 1544-3566 (print), 1544-3973 (electronic).
- [HLR<sup>+</sup>13] **Hagiescu:2013:GCG** Andrei Hagiescu, Bing Liu, R. Ramanathan, Sucheendra K. Palaniappan, Zheng Cui, Bipasa Chattopadhyay, P. S. Thiagarajan, and Weng-Fai Wong. GPU code generation for ODE-based applications with phased shared-data access patterns. *ACM Transactions on Architecture and Code Optimization*, 10(4):55:1–55:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HLSW17] **Huang:2017:IEG** Libo Huang, Yashuai Lü, Li Shen, and Zhiying Wang. Improving the efficiency of GPGPU work-queue through data awareness. *ACM Transactions on Architecture and Code Optimization*, 14(4):45:1–45:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HMYZ15] **Holey:2015:PEC** Anup Holey, Vineeth Mekkat, Pen-Chung Yew, and Antonia Zhai. Performance-energy considerations for shared cache management in a heterogeneous multicore processor. *ACM Transactions on Architecture and Code Optimization*, 12(1):3:1–3:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HNKK17] **Hadidi:2017:CCA** Ramyad Hadidi, Lifeng Nai, Hyojong Kim, and Hyesoon Kim. CAIRO: a compiler-assisted technique for enabling instruction-level offloading of processing-in-memory. *ACM Transactions on Architecture and Code Optimization*, 14(4):48:1–48:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HP04] **Hartstein:2004:OPD** A. Hartstein and Thomas R. Puzak. The optimum pipeline depth considering both power and performance. *ACM Transactions on Architecture and Code Optimization*, 1(4):369–388, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HS05] **Haskins:2005:AWS** John W. Haskins, Jr. and Kevin Skadron. Accelerated warmup for sampled microarchitecture simulation. *ACM Transactions on Architecture and Code Optimization*, 2(1):78–108, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [HS06] **Hazelwood:2006:MBC** Kim Hazelwood and Michael D. Smith. Managing bounded code caches in dynamic binary optimization systems. *ACM Transactions on Architecture and Code Optimization*, 3(3):

- 263–294, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [HWL<sup>+</sup>19]
- [HVJ06] Shiwen Hu, Madhavi Valluri, and Lizy Kurian John. Effective management of multiple configurable units using dynamic optimization. *ACM Transactions on Architecture and Code Optimization*, 3(4): 477–501, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **Hu:2006:EMM**
- [HWH<sup>+</sup>11] Jason D. Hiser, Daniel W. Williams, Wei Hu, Jack W. Davidson, Jason Mars, and Bruce R. Childers. Evaluating indirect branch handling mechanisms in software dynamic translation systems. *ACM Transactions on Architecture and Code Optimization*, 8(2): 9:1–9:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **Hiser:2011:EIB**
- [HWM14] Christian Häubl, Christian Wimmer, and Hanspeter Mössenböck. Trace transitioning and exception handling in a trace-based JIT compiler for Java. *ACM Transactions on Architecture and Code Optimization*, 11(1): 6:1–6:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **Haubl:2014:TTE**
- [HWJ<sup>+</sup>15] Dan He, Fang Wang, Hong Jiang, Dan Feng, Jing Ning Liu, Wei Tong, and Zheng Zhang. Improving hybrid FTL by fully exploiting internal SSD parallelism with virtual blocks. *ACM Transactions on Architecture and Code Optimization*, 11(4):43:1–43:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **He:2015:IHF**
- [HWX<sup>+</sup>13] Libo Huang, Zhiying Wang, Nong Xiao, Yongwen Wang, and Qiang Dou. Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors. *ACM Transactions on Architecture and Code Optimization*, 10(3):18:1–18:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **Huang:2013:ACM**
- Ding-Yong Hong, Jan-Jan Wu, Yu-Ping Liu, Sheng-Yu Fu, and Wei-Chung Hsu. Processor-tracing guided region formation in dynamic binary translation. *ACM Transactions on Architecture and Code Optimization*, 15(4):52:1–52:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3281664&ftid=2018235&down=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3281664&ftid=2018235&down=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E). **Hong:2019:PTG**



**Haj-Yihia:2015:CDP**

- [HYAR<sup>+</sup>15] Jawad Haj-Yihia, Yosi Ben Asher, Efraim Rotem, Ahmad Yasin, and Ran Ginosar. Compiler-directed power management for superscalars. *ACM Transactions on Architecture and Code Optimization*, 11(4):48:1–48:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Haj-Yihia:2016:FGP**

- [HYYAM16] Jawad Haj-Yihia, Ahmad Yasin, Yosi Ben Asher, and Avi Mendelson. Fine-grain power breakdown of modern out-of-order cores and its implications on Skylake-based systems. *ACM Transactions on Architecture and Code Optimization*, 13(4):56:1–56:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Ipek:2008:EAD**

- [IMS<sup>+</sup>08] Engin Ipek, Sally A. McKee, Karan Singh, Rich Caruana, Bronis R. de Supinski, and Martin Schulz. Efficient architectural design space exploration via predictive modeling. *ACM Transactions on Architecture and Code Optimization*, 4(4):1:1–1:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Isailovic:2004:DCQ**

- [IWP<sup>+</sup>04] Nemanja Isailovic, Mark Whitney, Yatish Patel, John Ku-

biatowicz, Dean Copsey, Frederic T. Chong, Isaac L. Chuang, and Mark Oskin. Datapath and control for quantum wires. *ACM Transactions on Architecture and Code Optimization*, 1(1):34–61, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Jothi:2014:TCF**

- [JA14] Komal Jothi and Haitham Akkary. Tuning the continual flow pipeline architecture with virtual register renaming. *ACM Transactions on Architecture and Code Optimization*, 11(1):11:1–11:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Jatala:2017:SSG**

- [JAK17] Vishwesh Jatala, Jayvant Anantpur, and Amey Karkare. Scratchpad sharing in GPUs. *ACM Transactions on Architecture and Code Optimization*, 14(2):15:1–15:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Jiang:2013:HAC**

- [JDZ<sup>+</sup>13] Lei Jiang, Yu Du, Bo Zhao, Youtao Zhang, Bruce R. Childers, and Jun Yang. Hardware-assisted cooperative integration of wear-leveling and salvaging for phase change memory. *ACM Transactions on Architecture and Code Optimization*, 10(2):7:1–7:??, May 2013. CODEN ???? ISSN

- 1544-3566 (print), 1544-3973 (electronic).
- [JEBJ08] **Joshi:2008:DEP** Ajay Joshi, Lieven Eeckhout, Robert H. Bell, Jr., and Lizy K. John. Distilling the essence of proprietary workloads into miniature benchmarks. *ACM Transactions on Architecture and Code Optimization*, 5(2):10:1–10:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [JK13]
- [JED19] **Jaleel:2019:DHP** Aamer Jaleel, Eiman Ebrahimi, and Sam Duncan. DUCATI: High-performance address translation by extending TLB reach of GPU-accelerated systems. *ACM Transactions on Architecture and Code Optimization*, 16(1):6:1–6:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [JK17]
- [JGSM15] **Jia:2015:GPP** Wenhao Jia, Elba Garza, Kelly A. Shaw, and Margaret Martonosi. GPU performance and power tuning using regression trees. *ACM Transactions on Architecture and Code Optimization*, 12(2):13:1–13:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [JLCR13]
- [Jim09] **Jimenez:2009:GNB** Daniel A. Jiménez. Generalizing neural branch prediction. *ACM Transactions on Architecture and Code Optimization*, 5(4):17:1–17:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Jantz:2013:ESM]
- [Jantz:2013:ESM] Michael R. Jantz and Prasad A. Kulkarni. Exploring single and multilevel JIT compilation policy for modern machines 1. *ACM Transactions on Architecture and Code Optimization*, 10(4):22:1–22:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Jensen:2017:ILD] **Jensen:2017:ILD** Nicklas Bo Jensen and Sven Karlsson. Improving loop dependence analysis. *ACM Transactions on Architecture and Code Optimization*, 14(3):22:1–22:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Jeon:2013:RDR] **Jeon:2013:RDR** Myeongjae Jeon, Conglong Li, Alan L. Cox, and Scott Rixner. Reducing DRAM row activations with eager read/write clustering. *ACM Transactions on Architecture and Code Optimization*, 10(4):43:1–43:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Jang:2012:ACO] **Jang:2012:ACO** Choonki Jang, Jaejin Lee, Bernhard Egger, and Soojung

- Ryu. Automatic code overlay generation and partially redundant code fetch elimination. *ACM Transactions on Architecture and Code Optimization*, 9(2):10:1–10:??, June 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [JLJ+18a] Hai Jin, Bo Liu, Wenbin Jiang, Yang Ma, Xuanhua Shi, Bingsheng He, and Shaofeng Zhao. Layer-centric memory reuse and data migration for extreme-scale deep learning on many-core architectures. *ACM Transactions on Architecture and Code Optimization*, 15(3):37:1–37:??, October 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3243904&ftid=2004928&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3243904&ftid=2004928&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E). [JPS17]
- [JLJ+18b] Jae-Eon Jo, Gyu-Hyeon Lee, Hanhwi Jang, Jaewon Lee, Mohammadamin Ajdari, and Jangwoo Kim. DiagSim: Systematically diagnosing simulators for healthy simulations. *ACM Transactions on Architecture and Code Optimization*, 15(1):4:1–4:??, April 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [JOA+09a] Timothy M. Jones, Michael F. P. O’Boyle, Jaume Abella, Antonio González, and Oğuz Ergin. Energy-efficient register caching with compiler assistance. *ACM Transactions on Architecture and Code Optimization*, 6(4):13:1–13:??, October 2009. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [JOA+09b] Timothy M. Jones, Michael F. P. O’Boyle, Jaume Abella, Antonio González, and Oğuz Ergin. Exploring the limits of early register release: Exploiting compiler analysis. *ACM Transactions on Architecture and Code Optimization*, 6(3):12:1–12:??, September 2009. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [JRK16] Michael R. Jantz, Forrest J. Robinson, and Prasad A. Jain. Cooperative multi-agent reinforcement learning-based co-optimization of cores, caches, and on-chip network. *ACM Transactions on Architecture and Code Optimization*, 14(4):32:1–32:??, December 2017. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Jones:2009:EER****Jin:2018:LCM****Jones:2009:ELE****Jain:2017:CMA****Jo:2018:DSD****Jantz:2016:IIP**

- Kulkarni. Impact of intrinsic profiling limitations on effectiveness of adaptive optimizations. *ACM Transactions on Architecture and Code Optimization*, 13(4):44:1–44:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [JSH09] Jinseong Jeon, Keoncheol Shin, and Hwansoo Han. Abstracting access patterns of dynamic memory using regular expressions. *ACM Transactions on Architecture and Code Optimization*, 5(4):18:1–18:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [JSL13] Yeonghun Jeong, Seongseok Seo, and Jongeun Lee. Evaluator-executor transformation for efficient pipelining of loops with conditionals. *ACM Transactions on Architecture and Code Optimization*, 10(4):62:1–62:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [JSM+04] Philo Juang, Kevin Skadron, Margaret Martonosi, Zhigang Hu, Douglas W. Clark, Philip W. Diodato, and Stefanos Kaxiras. Implementing branch-predictor decay using quasi-static memory cells. *ACM Transactions on Architecture and Code Optimization*, 1(2):180–219, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [JYE+16] Chuntao Jiang, Zhibin Yu, Lieven Eeckhout, Hai Jin, Xiaofei Liao, and Chengzhong Xu. Two-level hybrid sampled simulation of multithreaded applications. *ACM Transactions on Architecture and Code Optimization*, 12(4):39:1–39:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [JYJ+13] Chuntao Jiang, Zhibin Yu, Hai Jin, Chengzhong Xu, Lieven Eeckhout, Wim Heirman, Trevor E. Carlson, and Xiaofei Liao. PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling. *ACM Transactions on Architecture and Code Optimization*, 10(4):49:1–49:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [KAC15] Rakesh Komuravelli, Sarita V. Adve, and Ching-Tsun Chou. Revisiting the complexity of hardware cache coherence and some implications. *ACM Transactions on Architecture and Code Optimization*, 11(4):37:1–37:??, January 2015. CODEN ????

**Jiang:2016:TLH****Jeon:2009:AAP****Jiang:2013:PAP****Jeong:2013:EET****Juang:2004:IBP****Komuravelli:2015:RCH**

- DEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [KCKG14]
- [KAC<sup>+</sup>18] Namhyung Kim, Junwhan Ahn, Kiyoung Choi, Daniel Sanchez, Donghoon Yoo, and Soojung Ryu. Benzene: an energy-efficient distributed hybrid cache architecture for manycore systems. *ACM Transactions on Architecture and Code Optimization*, 15(1):10:1–10:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [KCP13]
- [KBR<sup>+</sup>13] Malik Khan, Protonu Basu, Gabe Rudy, Mary Hall, Chun Chen, and Jacqueline Chame. A script-based autotuning compiler system to generate high-performance CUDA code. *ACM Transactions on Architecture and Code Optimization*, 9(4):31:1–31:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [KE15]
- [KCA<sup>+</sup>13] Angeliki Kritikakou, Francky Catthoor, George S. Athanasiou, Vasilios Kelefouras, and Costas Goutis. Near-optimal microprocessor and accelerators codesign with latency and throughput constraints. *ACM Transactions on Architecture and Code Optimization*, 10(2):6:1–6:??, May 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [KFEG18]
- [Kritikakou:2014:SNO] Angeliki Kritikakou, Francky Catthoor, Vasilios Kelefouras, and Costas Goutis. A scalable and near-optimal representation of access schemes for memory management. *ACM Transactions on Architecture and Code Optimization*, 11(1):13:1–13:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Kim:2013:FMS] Wonsub Kim, Yoonseo Choi, and Haewoo Park. Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures. *ACM Transactions on Architecture and Code Optimization*, 10(4):58:1–58:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Kafshdooz:2015:DSS] Morteza Mohajjel Kafshdooz and Alireza Ejlali. Dynamic shared SPM reuse for real-time multicore embedded systems. *ACM Transactions on Architecture and Code Optimization*, 12(2):12:1–12:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Kayraklioglu:2018:LLA] Engin Kayraklioglu, Michael P. Ferguson, and Tarek El-Ghazawi. LAPPS: Locality-aware productive prefetching support for PGAS. *ACM*

- Transactions on Architecture and Code Optimization*, 15(3):28:1–28:??, October 2018. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3233299&ftid=2001284&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3233299&ftid=2001284&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E). ■ [KHN<sup>+</sup>18]
- [KGGK10] Kornilios Kourtis, Georgios Goumas, and Nectarios Koziris. Exploiting compression opportunities to improve SpMxV performance on shared memory systems. *ACM Transactions on Architecture and Code Optimization*, 7(3):16:1–16:??, December 2010. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Kondguli:2018:CME] Sushant Kondguli and Michael Huang. A case for a more effective, power-efficient turbo boosting. *ACM Transactions on Architecture and Code Optimization*, 15(1):5:1–5:??, April 2018. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [KHL<sup>+</sup>13] Christoph Kerschbaumer, Eric Hennigan, Per Larsen, Stefan Brunthaler, and Michael Franz. Information flow tracking meets just-in-time compilation. *ACM Transactions on Architecture and Code Optimization*, 10(4):38:1–38:??, December 2013. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [KHS<sup>+</sup>14] Abdulrahman Kaitoua, Hazem Hajj, Mazen A. R. Saghir, Hassan Artail, Haitham Akkary, Mariette Awad, Mageda Sharafedine, and Khaleel Mershad. Hadoop extensions for distributed computing on reconfigurable active SSD clusters. *ACM Transactions on Architecture and Code Optimization*, 11(2):22:1–22:??, June 2014. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [KHW<sup>+</sup>05] Prasad A. Kulkarni, Stephen R. Kim:2018:CEC
- [Kourti:2010:ECO] Kourti:2010:ECO
- [Kaitoua:2014:HED] Kaitoua:2014:HED
- [Kulkarni:2005:FES] Kulkarni:2005:FES

- Hines, David B. Whalley, Jason D. Hiser, Jack W. Davidson, and Douglas L. Jones. Fast and efficient searches for effective optimization-phase sequences. *ACM Transactions on Architecture and Code Optimization*, 2(2):165–198, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [KK15] Arun Kanuparthi and Ramesh Karri. Reliable integrity checking in multicore processors. *ACM Transactions on Architecture and Code Optimization*, 12(2):10:1–10:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [KKAR16] Mehmet Can Kurt, Sriram Krishnamoorthy, Gagan Agrawal, and Bin Ren. User-assisted store recycling for dynamic task graph schedulers. *ACM Transactions on Architecture and Code Optimization*, 13(4):55:1–55:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [KKM<sup>+</sup>13] Motohiro Kawahito, Hideaki Komatsu, Takao Moriyama, Hiroshi Inoue, and Toshio Nakatani. Idiom recognition framework using topological embedding. *ACM Transactions on Architecture and Code Optimization*, 10(3):13:1–13:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [KKW<sup>+</sup>15] Naghmeh Karimi, Arun Karthik Kanuparthi, Xueyang Wang, Ozgur Sinanoglu, and Ramesh Karri. MAGIC: Malicious aging in circuits/cores. *ACM Transactions on Architecture and Code Optimization*, 12(1):5:1–5:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [KL19] Stefan Kronawitter and Christian Lengauer. Polyhedral search space exploration in the ExaStencils code generator. *ACM Transactions on Architecture and Code Optimization*, 15(4):40:1–40:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3274653&ftid=2014781&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3274653&ftid=2014781&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- [KLMP12] Yongjoo Kim, Jongeun Lee, Toan X. Mai, and Yunheung Paek. Improving performance of nested loops on reconfigurable array processors. *ACM Transactions on Architecture and Code Optimization*, 8(4):32:1–32:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Karimi:2015:MMA****Kanuparthi:2015:RIC****Kurt:2016:UAS****Kim:2012:IPN**

**Kumar:2014:EPG**

- [KMG14] Rakesh Kumar, Alejandro Martínez, and Antonio González. Efficient power gating of SIMD accelerators through dynamic selective devectorization in an HW/SW codesigned environment. *ACM Transactions on Architecture and Code Optimization*, 11(3):25:1–25:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Kicherer:2012:SPA**

- [KNBK12] Mario Kicherer, Fabian Nowak, Rainer Buchty, and Wolfgang Karl. Seamlessly portable applications: Managing the diversity of modern heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 8(4):42:1–42:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Kanakagiri:2017:MMD**

- [KPM17] Raghavendra Kanakagiri, Biswambandan Panda, and Madhu Mutyam. MBZip: Multiblock data compression. *ACM Transactions on Architecture and Code Optimization*, 14(4):42:1–42:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Kong:2015:CRF**

- [KPP<sup>+</sup>15] Martin Kong, Antoniu Pop, Louis-Noël Pouchet, R. Govindarajan, Albert Cohen, and

P. Sadayappan. Compiler/runtime framework for dynamic dataflow parallelization of tiled programs. *ACM Transactions on Architecture and Code Optimization*, 11(4):61:1–61:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Kiani:2019:ECP**

- [KR19] Mohsen Kiani and Amir Rajabzadeh. Efficient cache performance modeling in GPUs using reuse distance analysis. *ACM Transactions on Architecture and Code Optimization*, 15(4):58:1–58:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Koukos:2016:BHU**

- [KRHK16] Konstantinos Koukos, Alberto Ros, Erik Hagersten, and Stefanos Kaxiras. Building heterogeneous Unified Virtual Memories (UVMs) without the overhead. *ACM Transactions on Architecture and Code Optimization*, 13(1):1:1–1:22, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Kleanthous:2011:CMD**

- [KS11] Marios Kleanthous and Yiannakis Sazeides. CATCH: a mechanism for dynamically detecting cache-content-duplication in instruction caches. *ACM Transactions on Architecture and Code Opti-*



- mization, 8(3):11:1–11:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [KWM<sup>+</sup>08]
- [KS16] **Kalayappan:2016:FRT**  
Rajshekar Kalayappan and Smruti R. Sarangi. FluidCheck: a redundant threading-based approach for reliable execution in manycore processors. *ACM Transactions on Architecture and Code Optimization*, 12(4): 55:1–55:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [KWTD09]
- [KTAE16] **Kafshdooz:2016:CTO**  
Morteza Mohajjel Kafshdooz, Mohammadkazem Taram, Sepehr Assadi, and Alireza Ejlali. A compile-time optimization method for WCET reduction in real-time embedded systems through block formation. *ACM Transactions on Architecture and Code Optimization*, 12(4): 66:1–66:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [LAAMJ15]
- [KWCL09] **Koh:2009:TPV**  
Cheng-Kok Koh, Weng-Fai Wong, Yiran Chen, and Hai Li. Tolerating process variations in large, set-associative caches: The buddy cache. *ACM Transactions on Architecture and Code Optimization*, 6(2):8:1–8:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [LAS<sup>+</sup>08]
- Kotzmann:2008:DJH**  
Thomas Kotzmann, Christian Wimmer, Hanspeter Mössenböck, Thomas Rodriguez, Kenneth Russell, and David Cox. Design of the Java HotSpot<sup>TM</sup> client compiler for Java 6. *ACM Transactions on Architecture and Code Optimization*, 5(1):7:1–7:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Kulkarni:2009:PEO**  
Prasad A. Kulkarni, David B. Whalley, Gary S. Tyson, and Jack W. Davidson. Practical exhaustive optimization phase order exploration and evaluation. *ACM Transactions on Architecture and Code Optimization*, 6(1):1:1–1:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lucas:2015:SSS**  
Jan Lucas, Michael Andersch, Mauricio Alvarez-Mesa, and Ben Juurlink. Spatiotemporal SIMT and scalarization for improving GPU efficiency. *ACM Transactions on Architecture and Code Optimization*, 12(3): 32:1–32:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Leverich:2008:CEM**  
Jacob Leverich, Hideho Arakida, Alex Solomatnikov, Amin

- Firoozshahian, Mark Horowitz, and Christos Kozyrakis. Comparative evaluation of memory models for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 5(3):12:1–12:??, November 2008. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [LBM13]
- [LAS<sup>+</sup>13] Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. The McPAT framework for multi-core and manycore architectures: Simultaneously modeling power, area, and timing. *ACM Transactions on Architecture and Code Optimization*, 10(1):5:1–5:??, April 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [LBO14]
- [LB10] Benjamin C. Lee and David Brooks. Applied inference: Case studies in microarchitectural design. *ACM Transactions on Architecture and Code Optimization*, 7(2):8:1–8:??, September 2010. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [LCC11]
- [LBJ05] Tao Li, Ravi Bhargava, and Lizy Kurian John. Adapting branch-target buffer to improve the target predictability of Java code. *ACM Transactions on Architecture and Code Optimization*, 2(2):109–130, June 2005. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lustig:2013:TIC**
- Daniel Lustig, Abhishek Bhat-tacharjee, and Margaret Martonosi. TLB improvements for chip multiprocessors: Inter-core cooperative prefetchers and shared last-level TLBs. *ACM Transactions on Architecture and Code Optimization*, 10(1):2:1–2:??, April 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Leather:2014:AFG**
- Hugh Leather, Edwin Bonilla, and Michael O’boyle. Automatic feature generation for machine learning-based optimising compilation. *ACM Transactions on Architecture and Code Optimization*, 11(1):14:1–14:??, February 2014. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lee:2010:AIC**
- [LB10] Benjamin C. Lee and David Brooks. Applied inference: Case studies in microarchitectural design. *ACM Transactions on Architecture and Code Optimization*, 7(2):8:1–8:??, September 2010. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Li:2005:ABT**
- [LBJ05] Tao Li, Ravi Bhargava, and Lizy Kurian John. Adapting branch-target buffer to improve the target predictability of Java code. *ACM Transactions on Architecture and Code Optimization*, 2(2):109–130, June 2005. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Li:2013:MFM**
- [LAS<sup>+</sup>13] Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. The McPAT framework for multi-core and manycore architectures: Simultaneously modeling power, area, and timing. *ACM Transactions on Architecture and Code Optimization*, 10(1):5:1–5:??, April 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lee:2011:DDE**
- [LCC11] Hyunjin Lee, Sangyeun Cho, and Bruce R. Childers. DEF-CAM: a design and evaluation framework for defect-tolerant cache memories. *ACM Transactions on Architecture and Code Optimization*, 8(3):17:1–17:??, October 2011. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [LCH<sup>+</sup>04] **Lin:2004:CFS** Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai, and Sun Chan. A compiler framework for speculative optimizations. *ACM Transactions on Architecture and Code Optimization*, 1(3):247–271, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LCL<sup>+</sup>14] **Liu:2014:BBS** Lei Liu, Zehan Cui, Yong Li, Yungang Bao, Mingyu Chen, and Chengyong Wu. BPM/BPM+: Software-based dynamic memory partitioning mechanisms for mitigating DRAM bank-/channel-level interferences in multi-core systems. *ACM Transactions on Architecture and Code Optimization*, 11(1):5:1–5:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LCS<sup>+</sup>19] **Lee:2019:SLS** Matthew Kay Fei Lee, Yingnan Cui, Thannirmalai Somu, Tao Luo, Jun Zhou, Wai Teng Tang, Weng-Fai Wong, and Rick Siow Mong Goh. A system-level simulator for RRAM-based neuromorphic computing chips. *ACM Transactions on Architecture and Code Optimization*, 15(4):64:1–64:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LDC15] **Litz:2015:ECA** Heiner Litz, Ricardo J. Dias, and David R. Cheriton. Efficient correction of anomalies in snapshot isolation transactions. *ACM Transactions on Architecture and Code Optimization*, 11(4):65:1–65:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LDG<sup>+</sup>13] **Lei:2013:VCI** Yuanwu Lei, Yong Dou, Lei Guo, Jinbo Xu, Jie Zhou, Yazhuo Dong, and Hongjian Li. VLIW coprocessor for IEEE-754 quadruple-precision elementary functions. *ACM Transactions on Architecture and Code Optimization*, 10(3):12:1–12:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Lee16] **Lee:2016:ACS** Byeongcheol Lee. Adaptive correction of sampling bias in dynamic call graphs. *ACM Transactions on Architecture and Code Optimization*, 12(4):45:1–45:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LFC13] **Lutz:2013:PAF** Thibaut Lutz, Christian Fensch, and Murray Cole. PARTANS: an autotuning framework for stencil computation on multi-GPU systems. *ACM Transactions on Architecture*

- and *Code Optimization*, 9(4): 59:1–59:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **Li:2017:LLO**
- [LFX09] Lian Li, Hui Feng, and Jingling Xue. Compiler-directed scratchpad memory management via graph coloring. *ACM Transactions on Architecture and Code Optimization*, 6(3): 9:1–9:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **Li:2009:CDS**
- [LGAZ07] Xiaodong Li, Ritu Gupta, Sarita V. Adve, and Yuanyuan Zhou. Cross-component energy management: Joint adaptation of processor and memory. *ACM Transactions on Architecture and Code Optimization*, 4(3):14:1–14:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **Li:2007:CCE**
- [LGP<sup>+</sup>16] Donghyuk Lee, Saugata Ghose, Gennady Pekhimenko, Samira Khan, and Onur Mutlu. Simultaneous multi-layer access: Improving 3D-stacked memory bandwidth at low cost. *ACM Transactions on Architecture and Code Optimization*, 12(4): 63:1–63:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **Lee:2016:SML**
- [LHC<sup>+</sup>17] Pengcheng Li, Xiaoyu Hu, Dong Chen, Jacob Brock, Hao Luo, Eddy Z. Zhang, and Chen Ding. LD: Low-overhead GPU race detection without access monitoring. *ACM Transactions on Architecture and Code Optimization*, 14(1):9:1–9:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). **Liu:2019:ESA**
- [LHW<sup>+</sup>19] Yu-Ping Liu, Ding-Yong Hong, Jan-Jan Wu, Sheng-Yu Fu, and Wei-Chung Hsu. Exploiting SIMD asymmetry in ARM-to-x86 dynamic binary translation. *ACM Transactions on Architecture and Code Optimization*, 16(1):2:1–2:??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3301488&ftid=2040990&dwn=1&CFID=115464021&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED](https://dl.acm.org/ft_gateway.cfm?id=3301488&ftid=2040990&dwn=1&CFID=115464021&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED). **Lyons:2012:ASS**
- [LHWB12] Michael J. Lyons, Mark Hempstead, Gu-Yeon Wei, and David Brooks. The accelerator store: a shared memory framework for accelerator-based systems. *ACM Transactions on Architecture and Code Optimization*, 8(4):48:1–48:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- Lin:2006:RCG**
- [LHY+06] Jin Lin, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, and Tin-Fook Ngai. Recovery code generation for general speculative optimizations. *ACM Transactions on Architecture and Code Optimization*, 3(1):67–89, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Luo:2013:DIH**
- [LHZ13] Yangchun Luo, Wei-Chung Hsu, and Antonia Zhai. The design and implementation of heterogeneous multicore systems for energy-efficient speculative thread execution. *ACM Transactions on Architecture and Code Optimization*, 10(4):26:1–26:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lira:2012:MPA**
- [LJMG12] Javier Lira, Timothy M. Jones, Carlos Molina, and Antonio González. The migration prefetcher: Anticipating data promotion in dynamic NUCA caches. *ACM Transactions on Architecture and Code Optimization*, 8(4):45:1–45:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lee:2013:DCD**
- [LKL+13] Jongwon Lee, Yohan Ko, Kyoungwoo Lee, Jonghee M. Youn, and Yunheung Paek. Dynamic code duplication with vulnerability awareness for soft error detection on VLIW architectures. *ACM Transactions on Architecture and Code Optimization*, 9(4):48:1–48:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lee:2012:WPW**
- [LKV12] Jaekyu Lee, Hyesoon Kim, and Richard Vuduc. When prefetching works, when it doesn't, and why. *ACM Transactions on Architecture and Code Optimization*, 9(1):2:1–2:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lee:2017:DBT**
- [LLRC17] Dongwoo Lee, Sangheon Lee, Soojung Ryu, and Kiyong Choi. Dirty-block tracking in a direct-mapped DRAM cache with self-balancing dispatch. *ACM Transactions on Architecture and Code Optimization*, 14(2):11:1–11:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Li:2005:PPC**
- [LM05] Jian Li and José F. Martínez. Power-performance considerations of parallel computing on chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 2(4):397–422, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- Liu:2016:SEA**
- [LMA<sup>+</sup>16] Qixiao Liu, Miquel Moreto, Jaume Abella, Francisco J. Cazorla, Daniel A. Jimenez, and Mateo Valero. Sensible energy accounting with abstract metering for multicore systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):60:1–60:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Luque:2013:FCT**
- [LMCV13] Carlos Luque, Miquel Moreto, Francisco J. Cazorla, and Mateo Valero. Fair CPU time accounting in CMP+SMT processors. *ACM Transactions on Architecture and Code Optimization*, 9(4):50:1–50:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Li:2013:PTL**
- [LMJ13a] Yong Li, Rami Melhem, and Alex K. Jones. PS-TLB: Leveraging page classification information for fast, scalable and efficient translation for future CMPs. *ACM Transactions on Architecture and Code Optimization*, 9(4):28:1–28:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Liu:2013:HSA**
- [LMJ<sup>+</sup>13b] Qixiao Liu, Miquel Moreto, Victor Jimenez, Jaume Abella, Francisco J. Cazorla, and Mateo Valero. Hardware support for accurate per-task energy metering in multicore systems. *ACM Transactions on Architecture and Code Optimization*, 10(4):34:1–34:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Long:2008:TMM**
- [LMMM08] Jieyi Long, Seda Ogrenci Memik, Gokhan Memik, and Rajarshi Mukherjee. Thermal monitoring mechanisms for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 5(2):9:1–9:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lee:2018:IEE**
- [LMSE18] Hochan Lee, Mansureh S. Moghaddam, Dongkwan Suh, and Bernhard Egger. Improving energy efficiency of coarse-grain reconfigurable arrays through modulo schedule compression/decompression. *ACM Transactions on Architecture and Code Optimization*, 15(1):1:1–1:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Lin:2018:GPV**
- [LMZ18] Zhen Lin, Michael Mantor, and Huiyang Zhou. GPU performance vs. thread-level parallelism: Scalability analysis and a novel way to improve TLP.

- [LRBG15] *ACM Transactions on Architecture and Code Optimization*, 15(1):15:1–15:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LNLK13] Junghee Lee, Chrysostomos Nicopoulos, Hyung Gyu Lee, and Jongman Kim. TornadoNoC: a lightweight and scalable on-chip network architecture for the many-core era. *ACM Transactions on Architecture and Code Optimization*, 10(4):56:1–56:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LP17] Hongyeol Lim and Giho Park. Triple Engine Processor (TEP): a heterogeneous near-memory processor for diverse kernel operations. *ACM Transactions on Architecture and Code Optimization*, 14(4):49:1–49:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LPZI12] Bin Li, Li-Shiuan Peh, Li Zhao, and Ravi Iyer. Dynamic QoS management for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 9(3):17:1–17:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LSC<sup>+</sup>15] Chung-Hsiang Lin, De-Yu Shen, Yi-Jung Chen, Chia-Lin Yang, and Cheng-Yuan Michael Wang. SECRET: a selective error correction framework for refresh energy reduction in DRAMs. *ACM Transactions on Architecture and Code Optimization*, 12(2):19:1–19:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LS10] Fang Liu and Yan Solihin. Understanding the behavior and implications of context switch misses. *ACM Transactions on Architecture and Code Optimization*, 7(4):21:1–21:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LT13] Sanghoon Lee and James Tuck. Automatic parallelization of fine-grained metafunctions on a chip multiprocessor. *ACM Transactions on Architecture and Code Optimization*, 12(2):24:1–24:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Lotfi:2015:AAC] Atieh Lotfi, Abbas Rahimi, Luca Benini, and Rajesh K. Gupta. Aging-aware compilation for GP-GPUs. *ACM Transactions on Architecture and Code Optimization*, 12(2):24:1–24:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Liu:2010:UBI] Fang Liu and Yan Solihin. Understanding the behavior and implications of context switch misses. *ACM Transactions on Architecture and Code Optimization*, 7(4):21:1–21:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Lee:2013:APF] Sanghoon Lee and James Tuck. Automatic parallelization of fine-grained metafunctions on a chip multiprocessor. *ACM Transactions on Architecture and Code Optimization*, 12(2):24:1–24:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Lee:2013:TLS] Junghee Lee, Chrysostomos Nicopoulos, Hyung Gyu Lee, and Jongman Kim. TornadoNoC: a lightweight and scalable on-chip network architecture for the many-core era. *ACM Transactions on Architecture and Code Optimization*, 10(4):56:1–56:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Lim:2017:TEP] Hongyeol Lim and Giho Park. Triple Engine Processor (TEP): a heterogeneous near-memory processor for diverse kernel operations. *ACM Transactions on Architecture and Code Optimization*, 14(4):49:1–49:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Li:2012:DQM] Bin Li, Li-Shiuan Peh, Li Zhao, and Ravi Iyer. Dynamic QoS management for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 9(3):17:1–17:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- and *Code Optimization*, 10(4):30:1–30:??, December 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LTG12] Adam Wade Lewis, Nian-Feng Tzeng, and Soumik Ghosh. Runtime energy consumption estimation for server workloads based on chaotic time-series approximation. *ACM Transactions on Architecture and Code Optimization*, 9(3):15:1–15:??, September 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LTX16] Jianwei Liao, François Trahay, and Guoqiang Xiao. Dynamic process migration based on block access patterns occurring in storage servers. *ACM Transactions on Architecture and Code Optimization*, 13(2):20:1–20:??, June 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LVR<sup>+</sup>15] Fabio Luporini, Ana Lucia Varbanescu, Florian Rathgeber, Gheorghe-Teodor Bercea, J. Ramanujam, David A. Ham, and Paul H. J. Kelly. Cross-loop optimization of arithmetic intensity for finite element local assembly. *ACM Transactions on Architecture and Code Optimization*, 11(4):57:1–57:??, January 2015. CODEN ?????
- [LWF<sup>+</sup>16] Zheng Li, Fang Wang, Dan Feng, Yu Hua, Jingning Liu, and Wei Tong. MaxPB: Accelerating PCM write by maximizing the power budget utilization. *ACM Transactions on Architecture and Code Optimization*, 13(4):46:1–46:??, December 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LWH11] Jianjun Li, Chenggang Wu, and Wei-Chung Hsu. Efficient and effective misaligned data access handling in a dynamic binary translation system. *ACM Transactions on Architecture and Code Optimization*, 8(2):7:1–7:??, July 2011. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LWL18] Huanxin Lin, Cho-Li Wang, and Hongyuan Liu. On-GPU thread-data remapping for branch divergence reduction. *ACM Transactions on Architecture and Code Optimization*, 15(3):39:1–39:??, October 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LWWH12] Andreas Lankes, Thomas Wild, Stefan Wallentowitz, and An-

**Lewis:2012:REC**

**Li:2016:MAP**

**Li:2011:EEM**

**Liao:2016:DPM**

**Lin:2018:GTD**

**Luporini:2015:CLO**

**Lankes:2012:BSP**



- dreas Herkersdorf. Benefits of selective packet discard in networks-on-chip. *ACM Transactions on Architecture and Code Optimization*, 9(2):12:1–12:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LY16] Zhonghai Lu and Yuan Yao. Aggregate flow-based performance fairness in CMPs. *ACM Transactions on Architecture and Code Optimization*, 13(4):53:1–53:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LYH16] Peng Liu, Jiyang Yu, and Michael C. Huang. Thread-aware adaptive prefetcher on multicore systems: Improving the performance for multithreaded workloads. *ACM Transactions on Architecture and Code Optimization*, 13(1):13:1–13:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LYK<sup>+</sup>15] Do-Heon Lee, Su-Kyung Yoon, Jung-Geun Kim, Charles C. Weems, and Shin-Dug Kim. A new memory-disk integrated system with HW optimizer. *ACM Transactions on Architecture and Code Optimization*, 12(2):11:1–11:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LZYB07] Yan Luo, Jia Yu, Jun Yang, and Laxmi N. Bhuyan. Conserving network processor power consumption by exploiting traffic variability. *ACM Transactions on Architecture and Code Optimization*, 4(1):4:1–4:26, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LZ12] Yangchun Luo and Antonia Zhai. Dynamically dispatching speculative threads to improve sequential execution. *ACM Transactions on Architecture and Code Optimization*, 9(3):13:1–13:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LZL<sup>+</sup>13] Yong Li, Yaojun Zhang, Hai LI, Yiran Chen, and Alex K. Jones. C1C: a configurable, compiler-guided STT-RAM L1 cache. *ACM Transactions on Architecture and Code Optimization*, 10(4):52:1–52:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [LZY09] Weijia Li, Youtao Zhang, Jun Yang, and Jiang Zheng. Towards update-conscious compilation for energy-efficient code dissemination in WSNs. *ACM Transactions on Architecture*

**Luo:2007:CNP****Lu:2016:AFB****Liu:2016:TAA****Lee:2015:NMD****Luo:2012:DDS****Li:2013:CCC****Li:2009:TUC**

- and *Code Optimization*, 6(4):14:1–14:??, October 2009. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MA08] Mojtaba Mehrara and Todd Austin. Exploiting selective placement for low-cost memory protection. *ACM Transactions on Architecture and Code Optimization*, 5(3):14:1–14:??, November 2008. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MAD17] Milad Mohammadi, Tor M. Aamodt, and William J. Dally. CG-OoO: Energy-efficient coarse-grain out-of-order execution near in-order energy with near out-of-order performance. *ACM Transactions on Architecture and Code Optimization*, 14(4):39:1–39:??, December 2017. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MAN<sup>+</sup>08] Shashidhar Mysore, Banit Agrawal, Rodolfo Neuber, Timothy Sherwood, Nisheeth Shrivastava, and Subhash Suri. Formulating and implementing profiling over adaptive ranges. *ACM Transactions on Architecture and Code Optimization*, 5(1):2:1–2:??, May 2008. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MBKM12] Roman Malits, Evgeny Bolotin, Avinoam Kolodny, and Avi Mendelson. Exploring the limits of GPGPU scheduling in control flow bound applications. *ACM Transactions on Architecture and Code Optimization*, 8(4):29:1–29:??, January 2012. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MBY13] Sanyam Mehta, Gautham Beeraka, and Pen-Chung Yew. Tile size selection revisited. *ACM Transactions on Architecture and Code Optimization*, 10(4):35:1–35:??, December 2013. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MCB<sup>+</sup>12] Abhinandan Majumdar, Srihari Cadambi, Michela Becchi, Srimat T. Chakradhar, and Hans Peter Graf. A massively parallel, energy efficient programmable accelerator for learning and classification. *ACM Transactions on Architecture and Code Optimization*, 9(1):6:1–6:??, March 2012. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ME15] George Matheou and Paraskevas Evripidou. Architectural support for data-driven execution.

- ACM Transactions on Architecture and Code Optimization*, 11(4):52:1–52:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [MGA<sup>+</sup>17]
- Matheou:2017:DDC**
- [ME17] George Matheou and Paraskevas Evripidou. Data-driven concurrency for high performance computing. *ACM Transactions on Architecture and Code Optimization*, 14(4):53:1–53:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [MGI15]
- Mccandless:2012:CTI**
- [MG12] Jason Mccandless and David Gregg. Compiler techniques to improve dynamic branch prediction for indirect jump and call instructions. *ACM Transactions on Architecture and Code Optimization*, 8(4):24:1–24:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [MGSH16]
- Malik:2013:OSG**
- [MG13] Avinash Malik and David Gregg. Orchestrating stream graphs using model checking. *ACM Transactions on Architecture and Code Optimization*, 10(3):19:1–19:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Mic16]
- Mendonca:2017:DAA**
- Gleison Mendonça, Breno Guimarães, Péricles Alves, Márcio Pereira, Guido Araújo, and Fernando Magno Quintão Pereira. DawnCC: Automatic annotation for data parallelism and offloading. *ACM Transactions on Architecture and Code Optimization*, 14(2):13:1–13:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Martinsen:2015:EPT**
- Jan Kasper Martinsen, Håkan Grahn, and Anders Isberg. The effects of parameter tuning in software thread-level speculation in JavaScript engines. *ACM Transactions on Architecture and Code Optimization*, 11(4):46:1–46:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Muralidharan:2016:DTN**
- Saurav Muralidharan, Michael Garland, Albert Sidelnik, and Mary Hall. Designing a tunable nested data-parallel programming system. *ACM Transactions on Architecture and Code Optimization*, 13(4):47:1–47:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Michaud:2016:SMF**
- Pierre Michaud. Some mathematical facts about optimal

- cache replacement. *ACM Transactions on Architecture and Code Optimization*, 13(4):50:1–50:??, December 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Mic18] Pierre Michaud. An alternative TAGE-like conditional branch predictor. *ACM Transactions on Architecture and Code Optimization*, 15(3):30:1–30:??, October 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3226098&ftid=2001285&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3226098&ftid=2001285&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- [MMS15] Pierre Michaud, Andrea Mondelli, and André Seznec. Revisiting clustered microarchitecture for future superscalar cores: a case for wide issue clusters. *ACM Transactions on Architecture and Code Optimization*, 12(3):28:1–28:??, October 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MKKE15] Nicolas Melot, Christoph Kessler, Jörg Keller, and Patrick Eitschberger. Fast crown scheduling heuristics for energy-efficient mapping and scaling of moldable streaming tasks on manycore systems. *ACM Transactions on Architecture and Code Optimization*, 11(4):62:1–62:??, January 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MMdS06] Jaydeep Marathe, Frank Mueller, and Bronis R. de Supinski. Analysis of cache-coherence bottlenecks with hybrid hardware/software techniques. *ACM Transactions on Architecture and Code Optimization*, 3(4):390–423, December 2006. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Mazloom:2012:DTI] Bitu Mazloom, Shashidhar Mysore, Mohit Tiwari, Banit Agrawal, and Tim Sherwood. Dataflow tomography: Information flow tracking for understanding and visualizing full systems. *ACM Transactions on Architecture and Code Optimization*, 9(1):3:1–3:??, March 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Martins:2016:CBS] Luiz G. A. Martins, Ricardo Nobre, João M. P. Cardoso, Alexandre C. B. Delbem, and Eduardo Marques. Clustering-based selection for the exploration of compiler optimization sequences. *ACM Transactions on Architecture and Code Optimization*, 13(1):8:1–8:??, April 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Marathe:2006:ACC] Jaydeep Marathe, Frank Mueller, and Bronis R. de Supinski. Analysis of cache-coherence bottlenecks with hybrid hardware/software techniques. *ACM Transactions on Architecture and Code Optimization*, 3(4):390–423, December 2006. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Melot:2015:FCS] Nicolas Melot, Christoph Kessler, Jörg Keller, and Patrick Eitschberger. Fast crown scheduling heuristics for energy-efficient mapping and scaling of moldable streaming tasks on manycore systems. *ACM Transactions on Architecture and Code Optimization*, 11(4):62:1–62:??, January 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Michaud:2015:RCM] Pierre Michaud, Andrea Mondelli, and André Seznec. Revisiting clustered microarchitecture for future superscalar cores: a case for wide issue clusters. *ACM Transactions on Architecture and Code Optimization*, 12(3):28:1–28:??, October 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Michaud:2018:ATL] Pierre Michaud. An alternative TAGE-like conditional branch predictor. *ACM Transactions on Architecture and Code Optimization*, 15(3):30:1–30:??, October 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3226098&ftid=2001285&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3226098&ftid=2001285&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).

2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Mcpherson:2016:FPL**

[MNSC16] Andrew J. Mcpherson, Vijay Nagarajan, Susmit Sarkar, and Marcelo Cintra. Fence placement for legacy data-race-free programs via synchronization read detection. *ACM Transactions on Architecture and Code Optimization*, 12(4):46:1–46:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Mattheakis:2013:SRM**

[MP13] Pavlos M. Mattheakis and Ioannis Papaefstathiou. Significantly reducing MPI intercommunication latency and power overhead in both embedded and HPC systems. *ACM Transactions on Architecture and Code Optimization*, 9(4):51:1–51:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Manivannan:2018:GDB**

[MPPS18] Madhavan Manivannan, Miquel Pericás, Vassilis Papaefstathiou, and Per Stenström. Global dead-block management for task-parallel programs. *ACM Transactions on Architecture and Code Optimization*, 15(3):33:1–33:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway](https://dl.acm.org/ft_gateway).

cfm?id=3234337&ftid=2001291&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E.

**Mukhanov:2017:AFG**

[MPW+17] Lev Mukhanov, Pavlos Petoumenos, Zheng Wang, Nikos Parasyris, Dimitrios S. Nikolopoulos, Bronis R. De Supinski, and Hugh Leather. ALEA: a fine-grained energy profiling tool. *ACM Transactions on Architecture and Code Optimization*, 14(1):1:1–1:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Michaud:2007:STM**

[MSF+07] Pierre Michaud, André Seznez, Damien Fetis, Yiannakis Sazeides, and Theofanis Constantinou. A study of thread migration in temperature-constrained multicores. *ACM Transactions on Architecture and Code Optimization*, 4(2):9:1–9:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Meng:2005:ELL**

[MSK05] Yan Meng, Timothy Sherwood, and Ryan Kastner. Exploring the limits of leakage power reduction in caches. *ACM Transactions on Architecture and Code Optimization*, 2(3):221–246, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [MTK18] **Mbakoyiannis:2018:EPC** Dimitrios Mbakoyiannis, Othon Tomoutzoglou, and George Kornaros. Energy-performance considerations for data offloading to FPGA-based accelerators over PCIe. *ACM Transactions on Architecture and Code Optimization*, 15(1):14:1–14:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MYKG16] **Morad:2016:RGS** Amir Morad, Leonid Yavits, Shahar Kvatinsky, and Ran Ginosar. Resistive GP-SIMD processing-in-memory. *ACM Transactions on Architecture and Code Optimization*, 12(4):57:1–57:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MWJ19] **Mammadli:2019:AGD** [Nas13] Rahim Mammadli, Felix Wolf, and Ali Jannesari. The art of getting deep neural networks in shape. *ACM Transactions on Architecture and Code Optimization*, 15(4):62:1–62:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MY16] **Mehta:2016:VL** [NB13] Sanyam Mehta and Pen-Chung Yew. Variable liberalization. *ACM Transactions on Architecture and Code Optimization*, 13(3):23:1–23:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [MYG15] **Morad:2015:GSP** [NC15] Amir Morad, Leonid Yavits, and Ran Ginosar. GP-SIMD processing-in-memory. *ACM Transactions on Architecture and Code Optimization*, 11(4):53:1–53:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Nasre:2013:TSE** [Nas13] Rupesh Nasre. Time- and space-efficient flow-sensitive points-to analysis. *ACM Transactions on Architecture and Code Optimization*, 10(4):39:1–39:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Nandivada:2013:IBA** [NB13] V. Krishna Nandivada and Rajkishore Barik. Improved bitwidth-aware variable packing. *ACM Transactions on Architecture and Code Optimization*, 10(3):16:1–16:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Nugteren:2015:BAS** [NC15] Cedric Nugteren and Henk Corporaal. Bones: an automatic skeleton-based C-to-CUDA compiler for GPUs. *ACM Transactions on Architecture and Code Optimization*, 11(4):35:1–35:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [NCC13] **Nugteren:2013:ASC**  
 Cedric Nugteren, Pieter Custers, and Henk Corporaal. Algorithmic species: a classification of affine loop nests for parallel programming. *ACM Transactions on Architecture and Code Optimization*, 9(4):40:1–40:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [NDP17] **Neill:2017:FAM**  
 Richard Neill, Andi Drebes, and Antoniu Pop. Fuse: Accurate multiplexing of hardware performance counters across executions. *ACM Transactions on Architecture and Code Optimization*, 14(4):43:1–43:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [NED<sup>+</sup>13] **Nuzman:2013:JTC**  
 Dorit Nuzman, Revital Eres, Sergei Dyshel, Marcel Zalmancovic, and Jose Castanos. JIT technology with C/C++: Feedback-directed dynamic recompilation for statically compiled languages. *ACM Transactions on Architecture and Code Optimization*, 10(4):59:1–59:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [NKH16] **Na:2016:JPC**  
 Yeoul Na, Seon Wook Kim, and Youngsun Han. JavaScript parallelizing compiler for exploiting parallelism from data-parallel HTML5 applications. *ACM Transactions on Architecture and Code Optimization*, 12(4):64:1–64:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [NMKS06] **Nagpurkar:2006:ERP**  
 Priya Nagpurkar, Hussam Mousa, Chandra Krintz, and Timothy Sherwood. Efficient remote profiling for resource-constrained devices. *ACM Transactions on Architecture and Code Optimization*, 3(1):35–66, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [NRQ16a] **Nair:2016:CEP**  
 Prashant J. Nair, David A. Roberts, and Moinuddin K. Qureshi. Citadel: Efficiently protecting stacked memory from TSV and large granularity failures. *ACM Transactions on Architecture and Code Optimization*, 12(4):49:1–49:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [NRQ16b] **Nair:2016:FFC**  
 Prashant J. Nair, David A. Roberts, and Moinuddin K. Qureshi. FaultSim: a fast, configurable memory-reliability simulator for conventional and 3D-stacked systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):

- 44:1–44:??, January 2016. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Negi:2013:SCF**
- [NTG13] Anurag Negi and Ruben Titos-Gil. SCIN-cache: Fast speculative versioning in multi-threaded cores. *ACM Transactions on Architecture and Code Optimization*, 9(4):58:1–58:??, January 2013. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Natarajan:2015:LTE**
- [NZ15] Ragavendra Natarajan and Antonia Zhai. Leveraging transactional execution for memory consistency model emulation. *ACM Transactions on Architecture and Code Optimization*, 12(3):29:1–29:??, October 2015. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Orosa:2012:FIF**
- [OAB12] Lois Orosa, Elisardo Antelo, and Javier D. Bruguera. FlexSig: Implementing flexible hardware signatures. *ACM Transactions on Architecture and Code Optimization*, 8(4):30:1–30:??, January 2012. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Orosa:2019:AAF**
- [OAM19] Lois Orosa, Rodolfo Azevedo, and Onur Mutlu. AVPP: Address-first value-next predictor with value prefetching for improving the efficiency of load value prediction. *ACM Transactions on Architecture and Code Optimization*, 15(4):49:1–49:??, January 2019. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Orozco:2012:THT**
- [OGK<sup>+</sup>12] Daniel Orozco, Elkin Garcia, Rishi Khan, Kelly Livingston, and Guang R. Gao. Toward high-throughput algorithms on many-core architectures. *ACM Transactions on Architecture and Code Optimization*, 8(4):49:1–49:??, January 2012. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Olson:2018:CLM**
- [OTR<sup>+</sup>18] Matthew Benjamin Olson, Joseph T. Teague, Divyani Rao, Michael R. JANTZ, Kshitiij A. Doshi, and Prasad A. Kulkarni. Cross-layer memory management to improve DRAM energy efficiency. *ACM Transactions on Architecture and Code Optimization*, 15(2):20:1–20:??, June 2018. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Pananilath:2015:OCG**
- [PAVB15] Irshad Pananilath, Aravind Acharya, Vinay Vasista, and Uday Bondhugula. An optimizing code generator for a class of lattice-Boltzmann computations. *ACM Transactions on Architecture and Code Optimization*, 12(2):14:1–14:??,



- July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [PCM16]
- Panda:2015:CUD**
- [PB15] Biswabandan Panda and Shankar Balachandran. CAFFEINE: a utility-driven prefetcher aggressiveness engine for multi-cores. *ACM Transactions on Architecture and Code Optimization*, 12(3):30:1–30:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [PCT12]
- Pu:2017:PHS**
- [PBY<sup>+</sup>17] Jing Pu, Steven Bell, Xuan Yang, Jeff Setter, Stephen Richardson, Jonathan Ragan-Kelley, and Mark Horowitz. Programming heterogeneous systems from an image processing DSL. *ACM Transactions on Architecture and Code Optimization*, 14(3):26:1–26:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [PD17]
- Pop:2013:OED**
- [PC13] Antoniu Pop and Albert Cohen. OpenStream: Expressiveness and data-flow compilation of OpenMP streaming programs. *ACM Transactions on Architecture and Code Optimization*, 9(4):53:1–53:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Per18]
- Park:2016:CJP**
- Hyukwoo Park, Myungsu Cha, and Soo-Mook Moon. Concurrent JavaScript parsing for faster loading of Web apps. *ACM Transactions on Architecture and Code Optimization*, 13(4):41:1–41:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Patsilaras:2012:EEM**
- George Patsilaras, Niket K. Choudhary, and James Tuck. Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era. *ACM Transactions on Architecture and Code Optimization*, 8(4):28:1–28:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Peterson:2017:TCT**
- Christina Peterson and Damian Dechev. A transactional correctness tool for abstract data types. *ACM Transactions on Architecture and Code Optimization*, 14(4):37:1–37:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Pericas:2018:EPA**
- Miquel Pericàs. Elastic Places: an adaptive resource manager for scalable and portable performance. *ACM Transactions on Architecture and Code*

- Optimization*, 15(2):19:1–19:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [PGB16]
- [PG17] Adarsh Patil and Ramaswamy Govindarajan. HASHCache: Heterogeneity-aware shared DRAMCache for integrated heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 14(4):51:1–51:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [PHBC17]
- [PGB12] Kishore Kumar Pusukuri, Rajiv Gupta, and Laxmi N. Bhuyan. Thread tranquilizer: Dynamically reducing performance variation. *ACM Transactions on Architecture and Code Optimization*, 8(4):46:1–46:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [PI12]
- [PGB13] Kishore Kumar Pusukuri, Rajiv Gupta, and Laxmi N. Bhuyan. ADAPT: a framework for coscheduling multithreaded programs. *ACM Transactions on Architecture and Code Optimization*, 9(4):45:1–45:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [PJ13]
- Pusukuri:2016:TEL**
- Kishore Kumar Pusukuri, Rajiv Gupta, and Laxmi N. Bhuyan. Tumbler: an effective load-balancing technique for multi-CPU multicore systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):36:1–36:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Proy:2017:CAL**
- Julien Proy, Karine Heydemann, Alexandre Berzati, and Albert Cohen. Compiler-assisted loop hardening against fault attacks. *ACM Transactions on Architecture and Code Optimization*, 14(4):36:1–36:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Purnaprajna:2012:MWI**
- Madhura Purnaprajna and Paolo Ienne. Making wide-issue VLIW processors viable on FPGAs. *ACM Transactions on Architecture and Code Optimization*, 8(4):33:1–33:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Purini:2013:FGO**
- Suresh Purini and Lakshya Jain. Finding good optimization sequences covering program space. *ACM Transactions on Architecture and Code*

- Optimization*, 9(4):56:1–56:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [PKC12] Benoit Pradelle, Alain Ketterlin, and Philippe Clauss. Polyhedral parallelization of binary code. *ACM Transactions on Architecture and Code Optimization*, 8(4):39:1–39:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [PKPM19] Hyukwoo Park, Sungkook Kim, Jung-Geun Park, and Soomook Moon. Reusing the optimized code for JavaScript ahead-of-time compilation. *ACM Transactions on Architecture and Code Optimization*, 15(4):54:1–54:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [PLG19] Fernando Magno Quintão Pereira, Guilherme Vieira Leobas, and Abdoulaye Gamatié. Static prediction of silent stores. *ACM Transactions on Architecture and Code Optimization*, 15(4):44:1–44:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3280848&ftid=2018229&dwn=1&CFID=100488884&](https://dl.acm.org/ft_gateway.cfm?id=3280848&ftid=2018229&dwn=1&CFID=100488884&)
- [PLL10] Derek Pao, Wei Lin, and Bin Liu. A memory-efficient pipelined implementation of the Aho–Corasick string-matching algorithm. *ACM Transactions on Architecture and Code Optimization*, 7(2):10:1–10:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [PLT<sup>+</sup>15] Leo Porter, Michael A. Laurenzano, Ananta Tiwari, Adam Jundt, William A. Ward, Jr., Roy Campbell, and Laura Carington. Making the most of SMT in HPC: System- and application-level perspectives. *ACM Transactions on Architecture and Code Optimization*, 11(4):59:1–59:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [PM12] Mihai Pricopi and Tulika Mitra. Bahurupi: a polymorphic heterogeneous multi-core architecture. *ACM Transactions on Architecture and Code Optimization*, 8(4):22:1–22:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [PM17] Poovaiyah M. Palangappa and

CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E.■

**Pao:2010:MEP**

**Pradelle:2012:PPB**

**Porter:2015:MMS**

**Park:2019:ROC**

**Pereira:2019:SPS**

**Pricopi:2012:BPH**

**Palangappa:2017:CCE**

- Kartik Mohanram. CompEx++: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVMs. *ACM Transactions on Architecture and Code Optimization*, 14(1):10:1–10:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [PT17]
- [PRMH13] Bogdan Prisacari, German Rodriguez, Cyriel Minkenbergh, and Torsten Hoefler. Fast pattern-specific routing for fat tree networks. *ACM Transactions on Architecture and Code Optimization*, 10(4):36:1–36:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [PS12] Nathanael Premillieu and Andre Sez nec. SYRANT: SYmmetric Resource Allocation on Not-taken and Taken paths. *ACM Transactions on Architecture and Code Optimization*, 8(4):43:1–43:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [PS15] Nathanael Prémillieu and André Sez nec. Efficient out-of-order execution of guarded ISAs. *ACM Transactions on Architecture and Code Optimization*, 11(4):41:1–41:??, January 2015. CODEN ????
- ISSN 1544-3566 (print), 1544-3973 (electronic).
- Patsilaras:2017:RRD**
- George Patsilaras and James Tuck. ReDirect: Reconfigurable directories for multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 14(4):50:1–50:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Parasyris:2017:SAP**
- [PVA<sup>+</sup>17] Konstantinos Parasyris, Vassilis Vassiliadis, Christos D. Antonopoulos, Spyros Lalis, and Nikolaos Bellas. Significance-aware program execution on unreliable hardware. *ACM Transactions on Architecture and Code Optimization*, 14(2):12:1–12:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Pathania:2017:DTM**
- [PVS<sup>+</sup>17] Anuj Pathania, Vanchinathan Venkataramani, Muhammad Shafique, Tulika Mitra, and Jörg Henkel. Defragmentation of tasks in many-core architecture. *ACM Transactions on Architecture and Code Optimization*, 14(1):2:1–2:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Pirkelbauer:2019:BTf**
- [PWPD19] Peter Pirkelbauer, Amalee Wilson, Christina Peterson, and

- Damian Dechev. Blaze-Tasks: a framework for computing parallel reductions over tasks. *ACM Transactions on Architecture and Code Optimization*, 15(4):66:1–66:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [RB13] Thejas Ramashekar and Uday Bondhugula. Automatic data allocation and buffer management for multi-GPU machines. *ACM Transactions on Architecture and Code Optimization*, 10(4):60:1–60:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [RBM10] Arun Raghavan, Colin Blundell, and Milo M. K. Martin. Token tenure and PATCH: a predictive/adaptive token-counting hybrid. *ACM Transactions on Architecture and Code Optimization*, 7(2):6:1–6:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [RCG+10a] R. Rakvic, Q. Cai, J. González, G. Magklis, P. Chaparro, and A. González. Thread-management techniques to maximize efficiency in multi-core and simultaneous multithreaded microprocessors. *ACM Transactions on Architecture and Code Optimization*, 7(2):9:1–9:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [RCG+10b] Vijay Janapa Reddi, Simone Campanoni, Meeta S. Gupta, Michael D. Smith, Gu-Yeon Wei, David Brooks, and Kim Hazelwood. Eliminating voltage emergencies via software-guided code transformations. *ACM Transactions on Architecture and Code Optimization*, 7(2):12:1–12:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [RCV+05] George A. Reis, Jonathan Chang, Neil Vachharajani, Ram Rangan, David I. August, and Shubhendu S. Mukherjee. Software-controlled fault tolerance. *ACM Transactions on Architecture and Code Optimization*, 2(4):366–396, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [RCV+12] Alejandro Rico, Felipe Cabarcas, Carlos Villavieja, Milan Pavlovic, Augusto Vega, Yoav Etsion, Alex Ramirez, and Matteo Valero. On the simulation of large-scale architectures using multiple application abstraction levels. *ACM Transactions on Architecture and Code Optimization*, 7(2):12:1–12:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Ramashekar:2013:ADA**

**Reddi:2010:EVE**

**Reis:2005:SCF**

**Raghavan:2010:TTP**

**Rico:2012:SLS**

**Rakvic:2010:TMT**

- Optimization*, 8(4):36:1–36:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [RHLA14]
- [RFD13] Dyer Rolán, Basilio B. Fraguera, and Ramón Doallo. Virtually split cache: an efficient mechanism to distribute instructions and data 1. *ACM Transactions on Architecture and Code Optimization*, 10(4):27:1–27:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [RJS18]
- [RGG<sup>+</sup>12] Petar Radojković, Sylvain Girbal, Arnaud Grasset, Eduardo Quiñones, Sami Yehia, and Francisco J. Cazorla. On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. *ACM Transactions on Architecture and Code Optimization*, 8(4):34:1–34:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [RLBBN15]
- [RHC15] Brian P. Railing, Eric R. Hein, and Thomas M. Conte. Contech: Efficiently generating dynamic task graphs for arbitrary parallel programs. *ACM Transactions on Architecture and Code Optimization*, 12(2):25:1–25:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [RLS13]
- Ramachandran:2014:HFR**  
Pradeep Ramachandran, Siva Kumar Sastry Hari, Manlap Li, and Sarita V. Adve. Hardware fault recovery for I/O intensive applications. *ACM Transactions on Architecture and Code Optimization*, 11(3):33:1–33:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Rashidi:2018:IMP**  
Saeed Rashidi, Majid Jalili, and Hamid Sarbazi-Azad. Improving MLC PCM performance through relaxed write and read for intermediate resistance levels. *ACM Transactions on Architecture and Code Optimization*, 15(1):12:1–12:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Rubin:2015:MOM**  
Eri Rubin, Ely Levy, Amnon Barak, and Tal Ben-Nun. MAPS: Optimizing massively parallel applications using device-level memory abstraction. *ACM Transactions on Architecture and Code Optimization*, 11(4):44:1–44:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Ruan:2013:BTB**  
Wenjia Ruan, Yujie Liu, and Michael Spear. Boosting timestamp-based transactional

- memory by exploiting hardware cycle counters. *ACM Transactions on Architecture and Code Optimization*, 10(4):40:1–40:??, December 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [RPS06]
- Ruan:2015:TRM**
- [RLS15] Wenjia Ruan, Yujie Liu, and Michael Spear. Transactional read-modify-write without aborts. *ACM Transactions on Architecture and Code Optimization*, 11(4):63:1–63:??, January 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Ren:2014:POE**
- [RMA14] Bin Ren, Todd Mytkowicz, and Gagan Agrawal. A portable optimization engine for accelerating irregular data-traversal applications on SIMD architectures. *ACM Transactions on Architecture and Code Optimization*, 11(2):16:1–16:??, June 2014. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Ryckbosch:2012:VSM**
- [RPE12] Frederick Ryckbosch, Stijn Polfliet, and Lieven Eeckhout. VSim: Simulating multi-server setups at near native hardware speed. *ACM Transactions on Architecture and Code Optimization*, 8(4):52:1–52:??, January 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [RTK15]
- Rochecouste:2006:CCE**
- Olivier Rochecouste, Gilles Pokam, and André Sezneq. A case for a complexity-effective, width-partitioned microarchitecture. *ACM Transactions on Architecture and Code Optimization*, 3(3):295–326, September 2006. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Roy:2018:NCN**
- [RSK<sup>+</sup>18] Probir Roy, Shuaiwen Leon Song, Sriram Krishnamoorthy, Abhinav Vishnu, Dipanjan Sengupta, and Xu Liu. NUMA-Caffe: NUMA-aware deep learning neural networks. *ACM Transactions on Architecture and Code Optimization*, 15(2):24:1–24:??, June 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Rong:2007:SDS**
- [RTG<sup>+</sup>07] Hongbo Rong, Zhizhong Tang, R. Govindarajan, Alban Douillet, and Guang R. Gao. Single-dimension software pipelining for multidimensional loops. *ACM Transactions on Architecture and Code Optimization*, 4(1):7:1–7:44, March 2007. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Rodriguez:2015:VSR**
- Gabriel Rodríguez, Juan Touriño, and Mahmut T. Kandemir. Volatile STT-RAM scratchpad design and data allocation for

- low energy. *ACM Transactions on Architecture and Code Optimization*, 11(4):38:1–38:??, January 2015. CODEN ????, ISSN 1544-3566 (print), 1544-3973 (electronic). [SBC05]
- [RVOA08] Ram Rangan, Neil Vachharajani, Guilherme Ottoni, and David I. August. Performance scalability of decoupled software pipelining. *ACM Transactions on Architecture and Code Optimization*, 5(2):8:1–8:??, August 2008. CODEN ????, ISSN 1544-3566 (print), 1544-3973 (electronic). [Rangan:2008:PSD]
- [RWY13] Erven Rohou, Kevin Williams, and David Yuste. Vectorization technology to improve interpreter performance. *ACM Transactions on Architecture and Code Optimization*, 9(4):26:1–26:??, January 2013. CODEN ????, ISSN 1544-3566 (print), 1544-3973 (electronic). [Rohou:2013:VTI]
- [SB09] Lukasz Stozek and David Brooks. Energy- and area-efficient architectures through application clustering and architectural heterogeneity. *ACM Transactions on Architecture and Code Optimization*, 6(1):4:1–4:??, March 2009. CODEN ????, ISSN 1544-3566 (print), 1544-3973 (electronic). [Strozek:2009:EAE]
- [SCEG08] Yunhe Shi, Kevin Casey, M. Anton Ertl, and David Gregg. Virtual machine showdown: Stack versus registers. *ACM Transactions on Architecture and Code Optimization*, 4(4):2:1–2:??, January 2008. CODEN ????, ISSN 1544-3566 (print), 1544-3973 (electronic). [Shi:2008:VMS]
- [Scolari:2016:SCP] Alberto Scolari, Davide Basilio Bartolini, and Marco Domenico Santambrogio. A software cache partitioning system for hash-based caches. *ACM Transactions on Architecture and Code Optimization*, 13(4):57:1–57:??, December 2016. CODEN ????, ISSN 1544-3566 (print), 1544-3973 (electronic). [Scolari:2016:SCP]
- [SD12] Per Stenström and Koen De Bosschere. Introduction to the special issue on high-performance and embedded architectures and compilers. *ACM Transactions on Architecture and Code Optimization*, 9(4):57:1–57:??, December 2016. CODEN ????, ISSN 1544-3566 (print), 1544-3973 (electronic). [Scolari:2016:SCP]
- [Sharma:2005:SPE] Saurabh Sharma, Jesse G. Beu, and Thomas M. Conte. Spectral prefetcher: An effective mechanism for L2 cache prefetching. *ACM Transactions on Architecture and Code Optimization*, 2(4):423–450, December 2005. CODEN ????, ISSN 1544-3566 (print), 1544-3973 (electronic). [Sharma:2005:SPE]



8(4):18:1–18:??, January 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Streit:2015:GTP**

[SDH<sup>+</sup>15]

Kevin Streit, Johannes Doerfert, Clemens Hammacher, Andreas Zeller, and Sebastian Hack. Generalized task parallelism. *ACM Transactions on Architecture and Code Optimization*, 12(1):8:1–8:??, April 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).

[SF18]

**Sadrosadati:2019:IIT**

[SEF<sup>+</sup>19]

Mohammad Sadrosadati, Seyed Borana Ehsani, Hajar Falahati, Rachata Ausavarungnirun, Arash Tavakkol, Mojtaba Abaee, Lois Orosa, Yaohua Wang, Hamid Sarbazi-Azad, and Onur Mutlu. ITAP: Idle-time-aware power management for GPU execution units. *ACM Transactions on Architecture and Code Optimization*, 16(1):3:1–3:??, March 2019. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3291606&ftid=2042622&dwn=1&CFID=115464021&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED](https://dl.acm.org/ft_gateway.cfm?id=3291606&ftid=2042622&dwn=1&CFID=115464021&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED).

[SHC13]

[SHD15]

**Soteriou:2007:SDP**

[SEP07]

Vassos Soteriou, Noel Easley, and Li-Shiuan Peh. Software-directed power-aware interconnection networks. *ACM Transactions on Architecture and*

[SHLM14]

*Code Optimization*, 4(1):5:1–5:40, March 2007. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Stawinoga:2018:PTC**

Nicolai Stawinoga and Tony Field. Predictable thread coarsening. *ACM Transactions on Architecture and Code Optimization*, 15(2):23:1–23:??, June 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).

**She:2013:EEM**

Dongrui She, Yifan He, and Henk Corporaal. An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA. *ACM Transactions on Architecture and Code Optimization*, 10(3):15:1–15:??, September 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Suh:2015:DMR**

Jinho Suh, Chieh-Ting Huang, and Michel Dubois. Dynamic MIPS rate stabilization for complex processors. *ACM Transactions on Architecture and Code Optimization*, 12(1):4:1–4:??, April 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Samadi:2014:LGU**

Mehrzad Samadi, Amir Hormati, Janghaeng Lee, and Scott

- Mahlke. Leveraging GPUs using cooperative loop speculation. *ACM Transactions on Architecture and Code Optimization*, 11(1):3:1–3:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SHY14] Bor-Yeh Shen, Wei-Chung Hsu, and Wu Yang. A retargetable static binary translator for the ARM architecture. *ACM Transactions on Architecture and Code Optimization*, 11(2):18:1–18:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SJA12] Mageda Sharafeddine, Komal Jothi, and Haitham Akkary. Disjoint out-of-order execution processor. *ACM Transactions on Architecture and Code Optimization*, 9(3):19:1–19:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SJV08] Asadollah Shahbahrami, Ben Juurlink, and Stamatis Vassiliadis. Versatility of extended subwords and the matrix register file. *ACM Transactions on Architecture and Code Optimization*, 5(1):5:1–5:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SKAEG16] Olivier Serres, Abdullah Kayi, Ahmad Anbar, and Tarek El-Ghazawi. Enabling PGAS productivity with hardware support for shared address mapping: a UPC case study. *ACM Transactions on Architecture and Code Optimization*, 12(4):52:1–52:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SKH<sup>+</sup>16] Qingchuan Shi, George Kurian, Farrukh Hijaz, Srinivas Devadas, and Omer Khan. LDAC: Locality-aware data access control for large-scale multicore cache hierarchies. *ACM Transactions on Architecture and Code Optimization*, 13(4):37:1–37:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SKKB18] Yannis Sfakianakis, Christos Kozanitis, Christos Kozyrakis, and Angelos Bilas. QuMan: Profile-based improvement of cluster utilization. *ACM Transactions on Architecture and Code Optimization*, 15(3):27:1–27:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3210560&ftid=2001283&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3210560&ftid=2001283&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).

- [SKPD19] **Shobaki:2019:EAC** Ghassan Shobaki, Austin Kerbow, Christopher Pulido, and William Dobson. Exploring an alternative cost function for combinatorial register-pressure-aware instruction scheduling. *ACM Transactions on Architecture and Code Optimization*, 16(1):1-1-??, March 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3301489&ftid=2042621&&dwn=1&CFID=115464021&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED](https://dl.acm.org/ft_gateway.cfm?id=3301489&ftid=2042621&&dwn=1&CFID=115464021&CFTOKEN=e83128dce764b9e9-5990FFA0-D877-BDE1-A02F1158E3AD2EED). ■
- [SLJ+18] **Sangaiah:2018:SSA** Karthik Sangaiah, Michael Lui, Radhika Jagtap, Stephan Diestelhorst, Siddharth Nilakantan, Ankit More, Baris Taskin, and Mark Hempstead. SynchroTrace: Synchronization-aware architecture-agnostic traces for lightweight multicore simulation of CMP and HPC workloads. *ACM Transactions on Architecture and Code Optimization*, 15(1):2:1-2:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SL09] **Subramaniam:2009:DOS** Samantika Subramaniam and Gabriel H. Loh. Design and optimization of the store vectors memory dependence predictor. *ACM Transactions on Architecture and Code Optimization*, 6(4):16:1-16:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SLA+07] **Sasanka:2007:AES** Ruchira Sasanka, Man-Lap Li, Sarita V. Adve, Yen-Kuang Chen, and Eric Debes. ALP: Efficient support for all levels of parallelism for complex media applications. *ACM Transactions on Architecture and Code Optimization*, 4(1):3:1-3:30, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SLM12] **Seghir:2012:IAT** Rachid Seghir, Vincent Loechner, and Benoît Meister. Integer affine transformations of parametric  $Z$ -polytopes and applications to loop nest optimization. *ACM Transactions on Architecture and Code Op-*
- [SLJ+19] **Su:2019:SSC** Xing Su, Xiangke Liao, Hao Jiang, Canqun Yang, and Jingling Xue. SCP: Shared cache partitioning for high-performance GEMM. *ACM Transactions on Architecture and Code Optimization*, 15(4):43:1-43:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3274654&ftid=2014783&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3274654&ftid=2014783&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E). ■

*timization*, 9(2):8:1–8:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [SN17]

**Sharkey:2008:RRP**

[SLP08] Joseph J. Sharkey, Jason Loew, and Dmitry V. Ponomarev. Reducing register pressure in SMT processors through L2-miss-driven early register release. *ACM Transactions on Architecture and Code Optimization*, 5(3):13:1–13:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [SNL+04]

**Sanchez:2010:ACI**

[SMK10] Daniel Sanchez, George Micheliogiannakis, and Christos Kozyrakis. An analysis of on-chip interconnection networks for large-scale chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 7(1):4:1–4:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Schaub:2015:ISW**

[SMKH15] Thomas Schaub, Simon Moll, Ralf Karrenberg, and Sebastian Hack. The impact of the SIMD width on control-flow and memory divergence. *ACM Transactions on Architecture and Code Optimization*, 11(4):54:1–54:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [SNN+19]

**Shrivastava:2017:EEC**

Rahul Shrivastava and V. Krishna Nandivada. Energy-efficient compilation of irregular task-parallel loops. *ACM Transactions on Architecture and Code Optimization*, 14(4):35:1–35:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Sankaralingam:2004:TPA**

Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Nitya Ranganathan, Doug Burger, Stephen W. Keckler, Robert G. McDonald, and Charles R. Moore. TRIPS: a polymorphous architecture for exploiting ILP, TLP, and DLP. *ACM Transactions on Architecture and Code Optimization*, 1(1):62–93, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

**Shekofteh:2019:MSG**

S.-Kazem Shekofteh, Hamid Noori, Mahmoud Naghibzadeh, Hadi Sadoghi Yazdi, and Holger Fröning. Metric selection for GPU kernel classification. *ACM Transactions on Architecture and Code Optimization*, 15(4):68:1–68:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [SPGE06] **Sharkey:2006:IPT**  
Joseph J. Sharkey, Dmitry V. Ponomarev, Kanad Ghose, and Oguz Ergin. Instruction packing: Toward fast and energy-efficient instruction scheduling. *ACM Transactions on Architecture and Code Optimization*, 3(2):156–181, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SPH<sup>+</sup>17] **Stanic:2017:IVS**  
Milan Stanic, Oscar Palomar, Timothy Hayes, Ivan Ratkovic, Adrian Cristal, Osman Unsal, and Mateo Valero. An integrated vector-scalar design on an in-order ARM core. *ACM Transactions on Architecture and Code Optimization*, 14(2):17:1–17:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SPM17] **Swami:2017:EEC**  
Shivam Swami, Poovaiyah M. Palangappa, and Kartik Mohanram. ECS: Error-correcting strings for lifetime improvements in nonvolatile memories. *ACM Transactions on Architecture and Code Optimization*, 14(4):40:1–40:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SPS12] **Stock:2012:UML**  
Kevin Stock, Louis-Noël Pouchet, and P. Sadayappan. Using machine learning to improve automatic vectorization. *ACM Transactions on Architecture and Code Optimization*, 8(4):50:1–50:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SPS17] **Sridharan:2017:BJP**  
Aswinkumar Sridharan, Biswamban Panda, and Andre Seznec. Band-pass prefetching: an effective prefetch management mechanism using prefetch-fraction metric in multi-core systems. *ACM Transactions on Architecture and Code Optimization*, 14(2):19:1–19:??, July 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SRC16] **Sukumaran-Rajam:2016:PMN**  
Aravind Sukumaran-Rajam and Philippe Clauss. The polyhedral model of nonlinear loops. *ACM Transactions on Architecture and Code Optimization*, 12(4):48:1–48:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SRLPV04] **Santana:2004:LCF**  
Oliverio J. Santana, Alex Ramirez, Josep L. Larriba-Pey, and Mateo Valero. A low-complexity fetch architecture for high-performance superscalar processors. *ACM Transactions on Architecture and Code Optimization*, 1(2):220–245, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [SS04] **Sankaranarayanan:2004:PBA**  
Karthik Sankaranarayanan and Kevin Skadron. Profile-based adaptation for cache decay. *ACM Transactions on Architecture and Code Optimization*, 1(3):305–322, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SSC<sup>+</sup>13] **Sanchez:2013:MIP**  
Daniel Sánchez, Yiannakis Sazeides, Juan M. Cebrián, José M. García, and Juan L. Aragón. Modeling the impact of permanent faults in caches. *ACM Transactions on Architecture and Code Optimization*, 10(4):29:1–29:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SSH<sup>+</sup>13] **Subramaniam:2013:UFC**  
Samantika Subramaniam, Simon C. Steely, Will Hasenplaugh, Aamer Jaleel, Carl Beckmann, Tryggve Fossum, and Joel Emer. Using in-flight chains to build a scalable cache coherence protocol. *ACM Transactions on Architecture and Code Optimization*, 10(4):28:1–28:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SSK11] **Samih:2011:EPP**  
Ahmad Samih, Yan Solihin, and Anil Krishna. Evaluating placement policies for
- managing capacity sharing in CMP architectures with private caches. *ACM Transactions on Architecture and Code Optimization*, 8(3):15:1–15:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SSPL<sup>+</sup>13] **Strydis:2013:SAP**  
Christos Strydis, Robert M. Seepers, Pedro Peris-Lopez, Dimitrios Siskos, and Ioannis Sourdis. A system architecture, processor, and communication protocol for secure implants. *ACM Transactions on Architecture and Code Optimization*, 10(4):57:1–57:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SSR13] **Shobaki:2013:PIS**  
Ghassan Shobaki, Maxim Shawabkeh, and Najm Eldeen Abu Rmaileh. Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach. *ACM Transactions on Architecture and Code Optimization*, 10(3):14:1–14:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SSRS15] **Suresh:2015:IFM**  
Arjun Suresh, Bharath Narasimha Swamy, Erven Rohou, and André Sez nec. Intercepting functions for memoization: a case study using transcenden-

- tal functions. *ACM Transactions on Architecture and Code Optimization*, 12(2):18:1–18:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [STLM12]
- Skadron:2004:TAM**
- [SSS<sup>+</sup>04] Kevin Skadron, Mircea R. Stan, Karthik Sankaranarayanan, Wei Huang, Sivakumar Velusamy, and David Tarjan. Temperature-aware microarchitecture: Modeling and implementation. *ACM Transactions on Architecture and Code Optimization*, 1(1):94–125, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [SV05]
- Stipic:2013:PGT**
- [SSU<sup>+</sup>13] Srdan Stipić, Vesna Smiljković, Osman Unsal, Adrián Cristal, and Mateo Valero. Profile-guided transaction coalescing-lowering transactional overheads by merging transactions. *ACM Transactions on Architecture and Code Optimization*, 10(4):50:1–50:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [SW13]
- Sardashti:2016:YAC**
- [SSW16] Somayeh Sardashti, Andre Seznec, and David A. Wood. Yet another compressed cache: a low-cost yet effective compressed cache. *ACM Transactions on Architecture and Code Optimization*, 13(3):27:1–27:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [SW17a]
- Saidi:2012:OED**
- Selma Saidi, Pranav Tendulkar, Thierry Lepley, and Oded Maler. Optimizing explicit data transfers for data parallel applications on the Cell architecture. *ACM Transactions on Architecture and Code Optimization*, 8(4):37:1–37:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Salami:2005:DMI**
- Esther Salami and Mateo Valero. Dynamic memory interval test vs. interprocedural pointer analysis in multimedia applications. *ACM Transactions on Architecture and Code Optimization*, 2(2):199–219, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Shifer:2013:LLA**
- Eran Shifer and Shlomo Weiss. Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores. *ACM Transactions on Architecture and Code Optimization*, 10(3):10:1–10:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Sardashti:2017:CCG**
- Somayeh Sardashti and David A. Wood. Could compression be

- of general use? Evaluating memory compression across domains. *ACM Transactions on Architecture and Code Optimization*, 14(4):44:1–44:??, December 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SWU+15] **Simon:2015:STH**  
Doug Simon, Christian Wimmer, Bernhard Urban, Gilles Duboscq, Lukas Stadler, and Thomas Würthinger. Snippets: Taking the high road to a low level. *ACM Transactions on Architecture and Code Optimization*, 12(2):20:1–20:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SW17b] **Sen:2017:PGE**  
Rathijit Sen and David A. Wood. Pareto governors for energy-optimal computing. *ACM Transactions on Architecture and Code Optimization*, 14(1):6:1–6:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SYE19] **Sato:2019:AFS**  
Yukinori Sato, Tomoya Yuki, and Toshio Endo. An autotuning framework for scalable execution of tiled code via iterative polyhedral compilation. *ACM Transactions on Architecture and Code Optimization*, 15(4):67:1–67:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SWF16] **Spink:2016:HAC**  
Tom Spink, Harry Wagstaff, and Björn Franke. Hardware-accelerated cross-architecture full-system virtualization. *ACM Transactions on Architecture and Code Optimization*, 13(4):36:1–36:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SWH09] **Shobaki:2009:OTS**  
Ghassan Shobaki, Kent Wilken, and Mark Heffernan. Optimal trace scheduling using enumeration. *ACM Transactions on Architecture and Code Optimization*, 5(4):19:1–19:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [SZJK18] **Shihab:2018:RFD**  
Mustafa M. Shihab, Jie Zhang, Myoungsoo Jung, and Mahmut
- [SYX+15] **Seshadri:2015:MPC**  
Vivek Seshadri, Samihan Yedkar, Hongyi Xin, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry. Mitigating prefetcher-caused pollution using informed caching policies for prefetched blocks. *ACM Transactions on Architecture and Code Optimization*, 11(4):51:1–51:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).



- Kandemir. ReveNAND: a fast-drift-aware resilient 3D NAND flash design. *ACM Transactions on Architecture and Code Optimization*, 15(2):17:1–17:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [TCS16]
- [TBC<sup>+</sup>12] Kanit Therdsteerasukdi, Gyungso Byun, Jason Cong, M. Frank Chang, and Glenn Reinman. Utilizing RF-I and intelligent scheduling for better throughput/watt in a mobile GPU memory system. *ACM Transactions on Architecture and Code Optimization*, 8(4):51:1–51:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [TD16]
- [TBS06] Lin Tan, Brett Brotherton, and Timothy Sherwood. Bit-split string-matching engines for intrusion detection and prevention. *ACM Transactions on Architecture and Code Optimization*, 3(1):3–34, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [TDG13]
- [TC07] A. S. Terechko and H. Corporaal. Inter-cluster communication in VLIW architectures. *ACM Transactions on Architecture and Code Optimization*, 4(2):11:1–11:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [TDO16a]
- [Tan:2016:SEE] Li Tan, Zizhong Chen, and Shuaiwen Leon Song. Scalable energy efficiency with resilience for high performance computing systems: a quantitative methodology. *ACM Transactions on Architecture and Code Optimization*, 12(4):35:1–35:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Theocharis:2016:BSC] Panagiotis Theocharis and Bjorn De Sutter. A bimodal scheduler for coarse-grained reconfigurable arrays. *ACM Transactions on Architecture and Code Optimization*, 13(2):15:1–15:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Totoni:2013:EFE] Ehsan Totoni, Mert Dikmen, and María Jesús Garzarán. Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures. *ACM Transactions on Architecture and Code Optimization*, 10(4):45:1–45:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Tomusk:2016:FME] Erik Tomusk, Christophe Dubach, and Michael O’boyle.

- Four metrics to evaluate heterogeneous multicores. *ACM Transactions on Architecture and Code Optimization*, 12(4): 37:1–37:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [TGAG<sup>+</sup>12] **Titos-Gil:2012:HTM**  
Ruben Titos-Gil, Manuel E. Acacio, Jose M. Garcia, Tim Harris, Adrian Cristal, Osman Unsal, Ibrahim Hur, and Mateo Valero. Hardware transactional memory with software-defined conflicts. *ACM Transactions on Architecture and Code Optimization*, 8(4):31:1–31:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [TDO16b] **Tomusk:2016:SHC**  
Erik Tomusk, Christophe Dubach, and Michael O’boyle. Selecting heterogeneous cores for diversity. *ACM Transactions on Architecture and Code Optimization*, 13(4):49:1–49:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [TKJ13] **Tian:2013:TBM**  
Yingying Tian, Samira M. Khan, and Daniel A. Jiménez. Temporal-based multilevel correlating inclusive cache replacement. *ACM Transactions on Architecture and Code Optimization*, 10(4):33:1–33:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [TDP15] **Trinh:2015:EDE**  
Hong-Phuc Trinh, Marc Durranton, and Michel Paindavoine. Efficient data encoding for convolutional neural network application. *ACM Transactions on Architecture and Code Optimization*, 11(4): 49:1–49:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [TKKM15] **Tong:2015:OMT**  
Xin Tong, Toshihiko Koju, Motohiro Kawahito, and Andreas Moshovos. Optimizing memory translation emulation in full system emulators. *ACM Transactions on Architecture and Code Optimization*, 11(4): 60:1–60:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [TKM14] **Tallam:2007:UCF**  
Sriraman Tallam and Rajiv Gupta. Unified control flow and data dependence traces. *ACM Transactions on Architecture and Code Optimization*, 4(3): 19:1–19:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [TG07] **Tawa:2014:EEF**  
Venkata Kalyan Tawa, Ravi Kasha, and Madhu Mutyam. EFGR: an enhanced fine gran-

- ularity refresh feature for high-performance DDR4 DRAM devices. *ACM Transactions on Architecture and Code Optimization*, 11(3):31:1–31:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [TS15]
- [TMP16] Nikolaos Tampouratzis, Pavlos M. Mattheakis, and Ioannis Papaefstathiou. Accelerating intercommunication in highly parallel systems. *ACM Transactions on Architecture and Code Optimization*, 13(4):40:1–40:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [TR13] Michele Tartara and Stefano Crespi Reghizzi. Continuous learning of compiler heuristics. *ACM Transactions on Architecture and Code Optimization*, 9(4):46:1–46:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [TS05] David Tarjan and Kevin Skadron. Merging path and gshare indexing in perceptron branch prediction. *ACM Transactions on Architecture and Code Optimization*, 2(3):280–300, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Tabkhi:2015:JSH] Hamed Tabkhi and Gunar Schirner. A joint SW/HW approach for reducing register file vulnerability. *ACM Transactions on Architecture and Code Optimization*, 12(2):9:1–9:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Tzilis:2019:EER] Stavros Tzilis, Pedro Trancoso, and Ioannis Sourdis. Energy-efficient runtime management of heterogeneous multicores using online projection. *ACM Transactions on Architecture and Code Optimization*, 15(4):63:1–63:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Tavana:2018:BCA] Mohammad Khavari Tavana, Amir Kavyan Ziabari, and David Kaeli. Block cooperation: Advancing lifetime of resistive memories by increasing utilization of error correcting codes. *ACM Transactions on Architecture and Code Optimization*, 15(3):36:1–36:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3243906&ftid=2001287&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3243906&ftid=2001287&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- [Tartara:2013:CLC] Tartara:2013:CLC
- [Tarjan:2005:MPG] Tarjan:2005:MPG

- [USCM16] **Usui:2016:DDA**  
 Hiroyuki Usui, Lavanya Subramanian, Kevin Kai-Wei Chang, and Onur Mutlu. DASH: Deadline-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators. *ACM Transactions on Architecture and Code Optimization*, 12(4): 65:1–65:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VC16] **VanDenBraak:2016:RGR**  
 Gert-Jan Van Den Braak and Henk Corporaal. R-GPU: a reconfigurable GPU architecture. *ACM Transactions on Architecture and Code Optimization*, 13(1):12:1–12:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VCJ+17] **Vocke:2017:EHI**  
 Sander Vocke, Henk Corporaal, Roel Jordans, Rosilde Corvino, and Rick Nas. Extending Halide to improve software development for imaging DSPs. *ACM Transactions on Architecture and Code Optimization*, 14(3):21:1–21:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VDSP09] **Venkataramani:2009:MAM**  
 Guru Venkataramani, Ioannis Doudalis, Yan Solihin, and Milos Prvulovic. MemTracker: An accelerator for memory debugging and monitoring. *ACM Transactions on Architecture and Code Optimization*, 6(2): 5:1–5:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VE13] **VanCraeynest:2013:UFD**  
 Kenzo Van Craeynest and Lieven Eeckhout. Understanding fundamental design choices in single-ISA heterogeneous multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 9(4): 32:1–32:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VED07] **Venstermans:2007:JOH**  
 Kris Venstermans, Lieven Eeckhout, and Koen De Bosschere. Java object header elimination for reduced memory consumption in 64-bit virtual machines. *ACM Transactions on Architecture and Code Optimization*, 4(3):17:1–17:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VFJ+17] **Vermij:2017:AIN**  
 Erik Vermij, Leandro Fiorin, Rik Jongerius, Christoph Hagleitner, Jan Van Lunteren, and Koen Bertels. An architecture for integrated near-data processors. *ACM Transactions on Architecture and Code Optimization*, 14(3):30:1–30:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- Vaish:2016:OMT**
- [VFW16] Nilay Vaish, Michael C. Ferris, and David A. Wood. Optimization models for three on-chip network problems. *ACM Transactions on Architecture and Code Optimization*, 13(3):26:1–26:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Vora:2016:SAE**
- [VGX16] Keval Vora, Rajiv Gupta, and Guoqing Xu. Synergistic analysis of evolving graphs. *ACM Transactions on Architecture and Code Optimization*, 13(4):32:1–32:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Venkataramani:2011:DDS**
- [VHKP11] Guru Venkataramani, Christopher J. Hughes, Sanjeev Kumar, and Milos Prvulovic. DeFT: Design space exploration for on-the-fly detection of coherence misses. *ACM Transactions on Architecture and Code Optimization*, 8(2):8:1–8:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Verdoolaege:2013:PPC**
- [VJC<sup>+</sup>13] Sven Verdoolaege, Juan Carlos Juega, Albert Cohen, José Ignacio Gómez, Christian Tenllado, and Francky Catthoor. Polyhedral parallel code generation for CUDA. *ACM Transactions on Architecture and Code Optimization*, 9(4):54:1–54:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Vasilakis:2019:DFC**
- [VPTS19] Evangelos Vasilakis, Vassilis Papaefstathiou, Pedro Trancoso, and Ioannis Sourdis. Decoupled fused cache: Fusing a decoupled LLC with a DRAM cache. *ACM Transactions on Architecture and Code Optimization*, 15(4):65:1–65:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Vandierendonck:2008:SRA**
- [VS08] Hans Vandierendonck and André Seznec. Speculative return address stack management revisited. *ACM Transactions on Architecture and Code Optimization*, 5(3):15:1–15:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Vandierendonck:2011:MSR**
- [VS11] Hans Vandierendonck and André Seznec. Managing SMT resource usage through speculative instruction window weighting. *ACM Transactions on Architecture and Code Optimization*, 8(3):12:1–12:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [VSDL16] **Vale:2016:PDT** Tiago M. Vale, João A. Silva, Ricardo J. Dias, and João M. Lourenço. Pot: Deterministic transactional execution. *ACM Transactions on Architecture and Code Optimization*, 13(4):52:1–52:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VSP<sup>+</sup>12] **Valero:2012:CRI** Alejandro Valero, Julio Sahuquillo, Salvador Petit, Pedro López, and José Duato. Combining recency of information with selective random and a victim cache in last-level caches. *ACM Transactions on Architecture and Code Optimization*, 9(3):16:1–16:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VTN13] **Vandierendonck:2013:ADT** Hans Vandierendonck, George Tzenakis, and Dimitrios S. Nikolopoulos. Analysis of dependence tracking algorithms for task dataflow execution. *ACM Transactions on Architecture and Code Optimization*, 10(4):61:1–61:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VW11] **Vespa:2011:DFA** Lucas Vespa and Ning Weng. Deterministic finite automata characterization and optimization for scalable pattern matching. *ACM Transactions on Architecture and Code Optimization*, 8(1):4:1–4:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [VZS<sup>+</sup>18] **Voitsechov:2018:SDT** Dani Voitsechov, Arslan Zulfiqar, Mark Stephenson, Mark Gebhart, and Stephen W. Keckler. Software-directed techniques for improved GPU register file utilization. *ACM Transactions on Architecture and Code Optimization*, 15(3):38:1–38:??, October 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3243905&ftid=2006737&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3243905&ftid=2006737&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- [WA08] **Winter:2008:ATN** Jonathan A. Winter and David H. Albonesi. Addressing thermal nonuniformity in SMT workloads. *ACM Transactions on Architecture and Code Optimization*, 5(1):4:1–4:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WAST16] **Wibowo:2016:ACL** Bagus Wibowo, Abhinav Agrawal, Thomas Stanton, and James Tuck. An accurate cross-layer approach for online architectural vulnerability estimation. *ACM Transactions on Architecture and Code Optimization*, 13(4):52:1–52:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- tecture and Code Optimization*, 13(3):30:1–30:??, September 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [WDXJ14]
- Wang:2016:HPC**
- [WCI+16] Xueyang Wang, Sek Chai, Michael Isnardi, Sehoon Lim, and Ramesh Karri. Hardware performance counter-based malware identification and detection with adaptive compressive sensing. *ACM Transactions on Architecture and Code Optimization*, 13(1):3:1–3:??, April 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Wang:2014:PSR**
- [WDX14] Jue Wang, Xiangyu Dong, and Yuan Xie. Preventing STT-RAM last-level caches from port obstruction. *ACM Transactions on Architecture and Code Optimization*, 11(3):23:1–23:??, October 2014. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Wang:2015:BOM**
- [WDX15] Jue Wang, Xiangyu Dong, and Yuan Xie. Building and optimizing MRAM-based commodity memories. *ACM Transactions on Architecture and Code Optimization*, 11(4):36:1–36:??, January 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Wang:2014:EAC**
- Jue Wang, Xiangyu Dong, Yuan Xie, and Norman P. Jouppi. Endurance-aware cache line management for non-volatile caches. *ACM Transactions on Architecture and Code Optimization*, 11(1):4:1–4:??, February 2014. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Woo:2010:CVI**
- [WFKL10] Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. Chameleon: Virtualizing idle acceleration cores of a heterogeneous multi-core processor for caching and prefetching. *ACM Transactions on Architecture and Code Optimization*, 7(1):3:1–3:??, April 2010. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Weber:2017:MAL**
- [WG17] Nicolas Weber and Michael Goesele. MATOG: Array layout auto-tuning for CUDA. *ACM Transactions on Architecture and Code Optimization*, 14(3):28:1–28:??, September 2017. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Wang:2015:APM**
- [WGO15] Zheng Wang, Dominik Grewe, and Michael F. P. O’boyle. Automatic and portable mapping of data parallel programs to

- OpenCL for GPU-based heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 11(4):42:1–42:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WKC12] **Wang:2012:TMA**  
Qingping Wang, Sameer Kulkarini, John Cavazos, and Michael Spear. A transactional memory with automatic performance tuning. *ACM Transactions on Architecture and Code Optimization*, 8(4):54:1–54:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WHV<sup>+</sup>13] **Wimmer:2013:MAV**  
Christian Wimmer, Michael Haupt, Michael L. Van De Vanter, Mick Jordan, Laurent Daynès, and Douglas Simon. Maxine: an approachable virtual machine for, and in, Java. *ACM Transactions on Architecture and Code Optimization*, 9(4):30:1–30:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WJXC17] **Wei:2017:HHM**  
Wei Wei, Dejun Jiang, Jin Xiong, and Mingyu Chen. HAP: Hybrid-memory-aware partition in shared last-level cache. *ACM Transactions on Architecture and Code Optimization*, 14(3):24:1–24:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WK09] **Wegiel:2009:SRC**  
Michal Wegiel and Chandra Krintz. The single-referent collector: Optimizing compaction for the common case. *ACM Transactions on Architecture and Code Optimization*, 6(4):15:1–15:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WLWB19] **Wang:2019:PNW**  
Yu Wang, Victor Lee, Gu-Yeon Wei, and David Brooks. Predicting new workload or CPU performance by analyzing public datasets. *ACM Transactions on Architecture and Code Optimization*, 15(4):53:1–53:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WLZ<sup>+</sup>10] **Wu:2010:DEH**  
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ram Rajamony, and Yuan Xie. Design exploration of hybrid caches with disparate memory technologies. *ACM Transactions on Architecture and Code Optimization*, 7(3):15:1–15:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WLZ<sup>+</sup>13] **Wang:2013:MTD**  
Chao Wang, Xi Li, Junneng Zhang, Xuehai Zhou, and Xiaoning Nie. MP-Tomasulo: a dependency-aware automatic



- parallel execution engine for sequential programs. *ACM Transactions on Architecture and Code Optimization*, 10(2):9:1–9:??, May 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WM10] Christian Wimmer and Hanspeter Mössenböck. Automatic feedback-directed object fusing. *ACM Transactions on Architecture and Code Optimization*, 7(2):7:1–7:??, September 2010. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WM11] Carole-Jean Wu and Margaret Martonosi. Adaptive time-keeping replacement: Fine-grained capacity management for shared CMP caches. *ACM Transactions on Architecture and Code Optimization*, 8(1):3:1–3:??, April 2011. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WJ19] Jiajun Wang, Reena Panda, and Lizy K. John. SelSMaP: a selective stride masking prefetching scheme. *ACM Transactions on Architecture and Code Optimization*, 15(4):42:1–42:??, January 2019. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3274650&ftid=2014782&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3274650&ftid=2014782&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- [WGS19] Ping Wang, Luke Mchale, Paul V. Gratz, and Alex Sprintson. GenMatcher: a generic clustering-based arbitrary matching framework. *ACM Transactions on Architecture and Code Optimization*, 15(4):51:1–51:??, January 2019. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3281663&ftid=2018234&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3281663&ftid=2018234&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- [W13] Zheng Wang and Michael F. P. O’boyle. Using machine learning to partition streaming programs. *ACM Transactions on Architecture and Code Optimization*, 10(3):20:1–20:??, September 2013. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [W13] Zhe Wang, Shuchang Shan, Ting Cao, Junli Gu, Yi Xu, Shuai Mu, Yuan Xie, and Daniel A. Jiménez. WADE: Writeback-aware dynamic cache management for NVM-based main memory system. *ACM Transactions on Architecture and Code Optimization*, 10

- (4):51:1–51:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WTF014] Zheng Wang, Georgios Tournavitis, Björn Franke, and Michael F. P. O’boyle. Integrating profile-driven parallelism detection and machine-learning-based mapping. *ACM Transactions on Architecture and Code Optimization*, 11(1):2:1–2:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WWC+16] Yaohua Wang, Dong Wang, Shuming Chen, Zonglin Liu, Shenggang Chen, Xiaowen Chen, and Xu Zhou. Iteration interleaving-based SIMD lane partition. *ACM Transactions on Architecture and Code Optimization*, 12(4):58:1–58:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WWH+16] Zhigang Wang, Xiaolin Wang, Fang Hou, Yingwei Luo, and Zhenlin Wang. Dynamic memory balancing for virtualization. *ACM Transactions on Architecture and Code Optimization*, 13(1):2:1–2:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WWWL13] Xiaolin Wang, Lingmei Weng, Zhenlin Wang, and Yingwei Luo. Revisiting memory management on virtualized environments. *ACM Transactions on Architecture and Code Optimization*, 10(4):48:1–48:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WWY+12] Zhenjiang Wang, Chenggang Wu, Pen-Chung Yew, Jianjun Li, and Di Xu. On-the-fly structure splitting for heap objects. *ACM Transactions on Architecture and Code Optimization*, 8(4):26:1–26:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WYCC11] Po-Han Wang, Chia-Lin Yang, Yen-Ming Chen, and Yu-Jung Cheng. Power gating strategies on GPUs. *ACM Transactions on Architecture and Code Optimization*, 8(3):13:1–13:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [WYJL10] Xiaohang Wang, Mei Yang, Yingtao Jiang, and Peng Liu. A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints. *ACM Transactions on Architecture and*

**Wang:2013:RMM****Wang:2014:IPD****Wang:2012:FSS****Wang:2016:IIB****Wang:2011:PGS****Wang:2016:DMB****Wang:2010:PAM**

- Code Optimization*, 7(1):1:1–1:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [XFS<sup>+</sup>19]
- [WZG<sup>+</sup>19] Song Wu, Fang Zhou, Xiang Gao, Hai Jin, and Jinglei Ren. Dual-page checkpointing: an architectural approach to efficient data persistence for in-memory applications. *ACM Transactions on Architecture and Code Optimization*, 15(4):57:1–57:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Wu:2019:DPC]
- [XC06] Jingling Xue and Qiong Cai. A lifetime optimal algorithm for speculative PRE. *ACM Transactions on Architecture and Code Optimization*, 3(2):115–155, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Xue:2006:LOA]
- [XCC<sup>+</sup>13] Chunhua Xiao, M-C. Frank Chang, Jason Cong, Michael Gill, Zhangqin Huang, Chunyue Liu, Glenn Reinman, and Hao Wu. Stream arbitration: Towards efficient bandwidth utilization for emerging on-chip interconnects. *ACM Transactions on Architecture and Code Optimization*, 9(4):60:1–60:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Xiao:2013:SAT]
- [XHF<sup>+</sup>19] Jingheng Xu, Haohuan Fu, Wen Shi, Lin Gan, Yuxuan Li, Wayne Luk, and Guangwen Yang. Performance tuning and analysis for stencil-based applications on POWER8 processor. *ACM Transactions on Architecture and Code Optimization*, 15(4):41:1–41:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3264422&ftid=2015501&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3264422&ftid=2015501&&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E). [Xu:2019:PTA]
- [XHJY16] Dongliang Xiong, Kai Huang, Xiaowen Jiang, and Xiaolang Yan. Memory access scheduling based on dynamic multi-level priority in shared DRAM systems. *ACM Transactions on Architecture and Code Optimization*, 13(4):42:1–42:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Xiong:2016:MAS]
- [XHJY17] Dongliang Xiong, Kai Huang, Xiaowen Jiang, and Xiaolang Yan. Providing predictable performance via a slowdown estimation model. *ACM Transactions on Architecture and Code Optimization*, 14(3):25:1–25:??, September 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [Xiong:2017:PPP]

- [XIC12] **Xekalakis:2012:MSM** Polychronis Xekalakis, Nikolas Ioannou, and Marcelo Cintra. Mixed speculative multithreaded execution models. *ACM Transactions on Architecture and Code Optimization*, 9(3):18:1–18:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [XL07] **Xiao:2007:VIS** Shu Xiao and Edmund M.-K. Lai. VLIW instruction scheduling for minimal power variation. *ACM Transactions on Architecture and Code Optimization*, 4(3):18:1–18:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [XMM04] **Xie:2004:IDV** Fen Xie, Margaret Martonosi, and Sharad Malik. Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling. *ACM Transactions on Architecture and Code Optimization*, 1(3):323–367, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [XT09] **Xu:2009:TXP** Weifeng Xu and Russell Tessier. Tetris-XL: a performance-driven spill reduction technique for embedded VLIW processors. *ACM Transactions on Architecture and Code Optimization*, 6(3):11:1–11:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [YAG+16] **Yilmaz:2016:ARS** Buse Yilmaz, Baris Aktemur, Mariá J. Garzarán, Sam Kamin, and Furkan Kiraç. Autotuning runtime specialization for sparse matrix-vector multiplication. *ACM Transactions on Architecture and Code Optimization*, 13(1):5:1–5:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [YBSY19] **Yu:2019:ITL** Chao Yu, Yuebin Bai, Qingxiao Sun, and Hailong Yang. Improving thread-level parallelism in GPUs through expanding register file to scratchpad memory. *ACM Transactions on Architecture and Code Optimization*, 15(4):48:1–48:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3280849&ftid=2018232&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3280849&ftid=2018232&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- [YCA18] **Yviquel:2018:CPU** Hervé Yviquel, Lauro Cruz, and Guido Araujo. Cluster programming using the OpenMP accelerator model. *ACM Transactions on Architecture and Code Optimization*, 15(3):35:1–35:??, October

2018. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3226112&ftid=2001286&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3226112&ftid=2001286&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E) [YJTF13]
- [YCCY11] Chang-Ching Yeh, Kuei-Chung Chang, Tien-Fu Chen, and Chingwei Yeh. Maintaining performance on power gating of microprocessor functional units by using a predictive pre-wakeup strategy. *ACM Transactions on Architecture and Code Optimization*, 8(3):16:1–16:??, October 2011. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic). [YKM17]
- [YDL<sup>+</sup>17] Chencheng Ye, Chen Ding, Hao Luo, Jacob Brock, Dong Chen, and Hai Jin. Cache exclusivity and sharing: Theory and optimization. *ACM Transactions on Architecture and Code Optimization*, 14(4):34:1–34:??, December 2017. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic). [YLTL04]
- [YEI<sup>+</sup>14] Gulay Yalcin, Oguz Ergin, Emrah Islek, Osman Sabri Unsal, and Adrian Cristal. Exploiting existing comparators for fine-grained low-cost error detection. *ACM Transactions on Architecture and Code Optimization*, 11(3):32:1–32:??, October 2014. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Yan:2013:IPA**
- Zhichao Yan, Hong Jiang, Yujian Tan, and Dan Feng. An integrated pseudo-associativity and relaxed-order approach to hardware transactional memory. *ACM Transactions on Architecture and Code Optimization*, 9(4):42:1–42:??, January 2013. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Yang:2017:EJV**
- Byung-Sun Yang, Jae-Yun Kim, and Soo-Mook Moon. Exceptionization: a Java VM optimization for non-Java languages. *ACM Transactions on Architecture and Code Optimization*, 14(1):5:1–5:??, April 2017. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Yang:2004:TML**
- Chia-Lin Yang, Alvin R. Lebeck, Hung-Wei Tseng, and Chien-Hao Lee. Tolerating memory latency through push prefetching for pointer-intensive applications. *ACM Transactions on Architecture and Code Optimization*, 1(4):445–475, December 2004. CODEN ????. ISSN 1544-3566 (print), 1544-3973 (electronic).
- Yeh:2011:MPP**
- Ye:2017:CES**
- Yalcin:2014:EEC**

- Yu:2008:OCL**
- [YLW08] Zoe C. H. Yu, Francis C. M. Lau, and Cho-Li Wang. Object co-location and memory reuse for Java programs. *ACM Transactions on Architecture and Code Optimization*, 4(4):4:1–4:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Yoon:2015:EDM**
- [YMM<sup>+</sup>15] Hanbin Yoon, Justin Meza, Naveen Muralimanohar, Norman P. Jouppi, and Onur Mutlu. Efficient data mapping and buffering techniques for multilevel cell phase-change memories. *ACM Transactions on Architecture and Code Optimization*, 11(4):40:1–40:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Yazdanbakhsh:2016:RRF**
- [YPT<sup>+</sup>16] Amir Yazdanbakhsh, Genady Pekhimenko, Bradley Thwaites, Hadi Esmaeilzadeh, Onur Mutlu, and Todd C. Mowry. RFVP: Rollback-free value prediction with safe-to-approximate loads. *ACM Transactions on Architecture and Code Optimization*, 12(4):62:1–62:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Yiapanis:2013:OSR**
- [YRHBL13] Paraskevas Yiapanis, Demian Rosas-Ham, Gavin Brown, and
- Yang:2012:CGC**
- [YWXW12] Xuejun Yang, Li Wang, Jingling Xue, and Qingbo Wu. Comparability graph coloring for optimizing utilization of software-managed stream register files for stream processors. *ACM Transactions on Architecture and Code Optimization*, 9(1):5:1–5:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Yang:2012:UOC**
- [YXK<sup>+</sup>12] Yi Yang, Ping Xiang, Jingfei Kong, Mike Mantor, and Huiyang Zhou. A unified optimizing compiler framework for different GPGPU architectures. *ACM Transactions on Architecture and Code Optimization*, 9(2):9:1–9:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Yan:2008:EVR**
- [YZ08] Jun Yan and Wei Zhang. Exploiting virtual registers to reduce pressure on real registers. *ACM Transactions on Architecture and Code Optimization*, 4(4):3:1–3:??, January 2008. CODEN ???? ISSN
- Yu:2008:OCL**
- [YLW08] Zoe C. H. Yu, Francis C. M. Lau, and Cho-Li Wang. Object co-location and memory reuse for Java programs. *ACM Transactions on Architecture and Code Optimization*, 4(4):4:1–4:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- 1544-3566 (print), 1544-3973 (electronic).
- [YZL+10] Xuejun Yang, Ying Zhang, Xicheng Lu, Jingling Xue, Ian Rogers, Gen Li, Guibin Wang, and Xudong Fang. Exploiting the reuse supplied by loop-dependent stream references for stream processors. *ACM Transactions on Architecture and Code Optimization*, 7(2): 11:1–11:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZBH+13] Zhijia Zhao, Michael Bebenita, Dave Herman, Jianhua Sun, and Xipeng Shen. HPar: a practical parallel parser for HTML — taming HTML complexities for parallel parsing. *ACM Transactions on Architecture and Code Optimization*, 10(4):44:1–44:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZCCD16] Lihang Zhao, Lizhong Chen, Woojin Choi, and Jeffrey Draper. A filtering mechanism to reduce network bandwidth utilization of transaction execution. *ACM Transactions on Architecture and Code Optimization*, 12(4):51:1–51:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZCF18] Davide Zoni, Luca Colombo, and William Fornaciari. Dark-Cache: Energy-performance optimization of tiled multi-cores by adaptively power-gating LLC banks. *ACM Transactions on Architecture and Code Optimization*, 15(2): 21:1–21:??, June 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZCQ+19] Han Zhao, Quan Chen, Yuxian Qiu, Ming Wu, Yao Shen, Jingwen Leng, Chao Li, and Minyi Guo. Bandwidth and locality aware task-stealing for manycore architectures with bandwidth-asymmetric memory. *ACM Transactions on Architecture and Code Optimization*, 15(4):55:1–55:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZCS06] Min Zhao, Bruce R. Childers, and Mary Lou Soffa. An approach toward profit-driven optimization. *ACM Transactions on Architecture and Code Optimization*, 3(3):231–262, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZCW10] Qin Zhao, Ioana Cutcutache, and Weng-Fai Wong. PiPA:

**Zoni:2018:DEP****Yang:2010:ERS****Zhao:2019:BLA****Zhao:2013:HPP****Zhao:2006:ATP****Zhao:2016:FMR****Zhao:2010:PPP**

- Pipelined profiling and analysis on multicore systems. *ACM Transactions on Architecture and Code Optimization*, 7(3): 13:1–13:??, December 2010. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [ZFL18]
- Zhou:2012:WAP**
- [ZDC+12] Miao Zhou, Yu Du, Bruce Childers, Rami Melhem, and Daniel Mossé. Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems. *ACM Transactions on Architecture and Code Optimization*, 8(4):53:1–53:??, January 2012. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zhou:2016:SAC**
- [ZDC+16] Miao Zhou, Yu Du, Bruce Childers, Daniel Mosse, and Rami Melhem. Symmetry-agnostic coordinated management of the memory hierarchy in multicore systems. *ACM Transactions on Architecture and Code Optimization*, 12(4): 61:1–61:??, January 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zhao:2018:OCN**
- [ZFF+18] Wenlai Zhao, Haohuan Fu, Jiarui Fang, Weijie Zheng, Lin Gan, and Guangwen Yang. Optimizing convolutional neural networks on the Sunway TaihuLight Supercomputer. *ACM Transactions on Architecture and Code Optimization*, 15(1): 13:1–13:??, April 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zahedi:2018:MHD**
- Seyed Majid Zahedi, Songchun Fan, and Benjamin C. Lee. Managing heterogeneous datacenters with tokens. *ACM Transactions on Architecture and Code Optimization*, 15(2): 18:1–18:??, June 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zhang:2018:CNC**
- [ZFT+18] Yang Zhang, Dan Feng, Wei Tong, Yu Hua, Jingning Liu, Zhipeng Tan, Chengning Wang, Bing Wu, Zheng Li, and Gaoxiang Xu. CACF: a novel circuit architecture co-optimization framework for improving performance, reliability and energy of ReRAM-based main memory system. *ACM Transactions on Architecture and Code Optimization*, 15(2):22:1–22:??, June 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zhang:2005:WET**
- Xiangyu Zhang and Rajiv Gupta. Whole execution traces and their applications. *ACM Transactions on Architecture and Code Optimization*, 2(3): 301–334, September 2005. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic).



- Zhang:2012:TPB**
- [ZGC<sup>+</sup>12] Dongsong Zhang, Deke Guo, Fangyuan Chen, Fei Wu, Tong Wu, Ting Cao, and Shiyao Jin. TL-plane-based multi-core energy-efficient real-time scheduling algorithm for sporadic tasks. *ACM Transactions on Architecture and Code Optimization*, 8(4):47:1–47:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zhou:2015:OPS**
- [ZGP15] Xing Zhou, María J. Garzarán, and David A. Padua. Optimal parallelogram selection for hierarchical tiling. *ACM Transactions on Architecture and Code Optimization*, 11(4):58:1–58:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zhang:2008:RCM**
- [Zha08] Chuanjun Zhang. Reducing cache misses through programmable decoders. *ACM Transactions on Architecture and Code Optimization*, 4(4):5:1–5:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zinenko:2018:VPM**
- [ZHB18] Oleksandr Zinenko, Stéphane Huot, and Cédric Bastoul. Visual program manipulation in the polyhedral model. *ACM Transactions on Architecture and Code Optimization*, 15(1):16:1–16:??, April 2018. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zhang:2004:RIC**
- [ZHD<sup>+</sup>04] W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Reducing instruction cache energy consumption using a compiler-based strategy. *ACM Transactions on Architecture and Code Optimization*, 1(1):3–33, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- Zhang:2019:REU**
- [ZHS<sup>+</sup>19] Jun Zhang, Rui Hou, Wei Song, Sally A. Mckee, Zhen Jia, Chen Zheng, Mingyu Chen, Lixin Zhang, and Dan Meng. RA-Guard: an efficient and user-transparent hardware mechanism against ROP attacks. *ACM Transactions on Architecture and Code Optimization*, 15(4):50:1–50:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3280852&ftid=2018233&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3280852&ftid=2018233&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- Zhang:2015:BSS**
- [ZJJ<sup>+</sup>15] Tao Zhang, Naifeng Jing, Kaiming Jiang, Wei Shu, Min-You Wu, and Xiaoyao Liang. Buddy SM: Sharing pipeline front-end for improved energy

- efficiency in GPGPUs. *ACM Transactions on Architecture and Code Optimization*, 12(2): 16:1–16:??, July 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). [ZLJ18]
- [ZK05] Lingli Zhang and Chandra Krintz. The design, implementation, and evaluation of adaptive code unloading for resource-constrained devices. *ACM Transactions on Architecture and Code Optimization*, 2(2):131–164, June 2005. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). **Zhang:2005:DIE**
- [ZK06] Ahmad Zmily and Christos Kozyrakis. Block-aware instruction set architecture. *ACM Transactions on Architecture and Code Optimization*, 3(3):327–357, September 2006. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). **Zmily:2006:BAI**
- [ZLC<sup>+</sup>15] Jishen Zhao, Sheng Li, Jichuan Chang, John L. Byrne, Laura L. Ramirez, Kevin Lim, Yuan Xie, and Paolo Faraboschi. Buri: Scaling big-memory computing with hardware-based memory expansion. *ACM Transactions on Architecture and Code Optimization*, 12(3):31:1–31:??, October 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). **Zhao:2015:BSB**
- [ZLYW18] Mingzhe Zhang, King Tin Lam, Xin Yao, and Cho-Li Wang. SIMPO: a scalable in-memory persistent object framework using NVRAM for reliable big data computing. *ACM Transactions on Architecture and Code Optimization*, 15(1):7:1–7:??, April 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). **Zhang:2018:SSM**
- [ZLYZ16] Yunquan Zhang, Shigang Li, Shengen Yan, and Huiyang Zhou. A cross-platform SpMV framework on many-core architectures. *ACM Transactions on Architecture and Code Optimization*, 13(4):33:1–33:??, December 2016. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). **Zhang:2016:CPS**
- [ZM15] Christopher Zimmer and Frank Mueller. NoCMsg: a scalable message-passing abstraction for network-on-chips. *ACM Transactions on Architecture and Code Optimization*, 12(2): 16:1–16:??, July 2015. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). **Zheng:2018:ESG**
- [ZM15] Christopher Zimmer and Frank Mueller. NoCMsg: a scalable message-passing abstraction for network-on-chips. *ACM Transactions on Architecture and Code Optimization*, 15(1): 3:1–3:??, April 2018. CODEN ????? ISSN 1544-3566 (print), 1544-3973 (electronic). **Zimmer:2015:NSM**

- and *Code Optimization*, 12(1): 1:1–1:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). [ZSLX13]
- [ZPC06] Lixin Zhang, Mike Parker, and John Carter. Efficient address remapping in distributed shared-memory systems. *ACM Transactions on Architecture and Code Optimization*, 3(2): 209–229, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZPR<sup>+</sup>17] Darko Zivanovic, Milan Pavlovic, Milan Radulovic, Hyunsung Shin, Jongpil Son, Sally A. Mckee, Paul M. Carpenter, Petar Radojković, and Eduard Ayguadé. Main memory in HPC: Do we need more or could we live with less? *ACM Transactions on Architecture and Code Optimization*, 14(1): 3:1–3:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZSCM08] Antonia Zhai, J. Gregory Stefan, Christopher B. Colohan, and Todd C. Mowry. Compiler and hardware support for reducing the synchronization of speculative threads. *ACM Transactions on Architecture and Code Optimization*, 5(1): 3:1–3:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZVYN05] Chuanjun Zhang, Frank Vahid, Jun Yang, and Walid Najjar. A way-halting cache for low-energy high-performance systems. *ACM Transactions on Architecture and Code Optimization*, 2(1):34–54, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZSM<sup>+</sup>16] Amir Kavyan Ziabari, Yifan Sun, Yenai Ma, Dana Schaa, José L. Abellán, Rafael Ubal, John Kim, Ajay Joshi, and David Kaeli. UMH: a hardware-based unified memory hierarchy for systems with multiple discrete GPUs. *ACM Transactions on Architecture and Code Optimization*, 13(4):35:1–35:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Zhaio:2013:OGE] Jishen Zhao, Guangyu Sun, Gabriel H. Loh, and Yuan Xie. Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface. *ACM Transactions on Architecture and Code Optimization*, 10(4):24:1–24:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Zhang:2005:WHC] Chuanjun Zhang, Frank Vahid, Jun Yang, and Walid Najjar. A way-halting cache for low-energy high-performance systems. *ACM Transactions on Architecture and Code Optimization*, 2(1):34–54, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Zhang:2006:EAR] Lixin Zhang, Mike Parker, and John Carter. Efficient address remapping in distributed shared-memory systems. *ACM Transactions on Architecture and Code Optimization*, 3(2): 209–229, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Zivanovic:2017:MMH] Darko Zivanovic, Milan Pavlovic, Milan Radulovic, Hyunsung Shin, Jongpil Son, Sally A. Mckee, Paul M. Carpenter, Petar Radojković, and Eduard Ayguadé. Main memory in HPC: Do we need more or could we live with less? *ACM Transactions on Architecture and Code Optimization*, 14(1): 3:1–3:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Ziabari:2016:UHB] Amir Kavyan Ziabari, Yifan Sun, Yenai Ma, Dana Schaa, José L. Abellán, Rafael Ubal, John Kim, Ajay Joshi, and David Kaeli. UMH: a hardware-based unified memory hierarchy for systems with multiple discrete GPUs. *ACM Transactions on Architecture and Code Optimization*, 13(4):35:1–35:??, December 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Zhai:2008:CHS] Antonia Zhai, J. Gregory Stefan, Christopher B. Colohan, and Todd C. Mowry. Compiler and hardware support for reducing the synchronization of speculative threads. *ACM Transactions on Architecture and Code Optimization*, 5(1): 3:1–3:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [Zhang:2005:WHC] Chuanjun Zhang, Frank Vahid, Jun Yang, and Walid Najjar. A way-halting cache for low-energy high-performance systems. *ACM Transactions on Architecture and Code Optimization*, 2(1):34–54, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

- [ZWHM05] **Zhao:2005:IWA** Wankang Zhao, David Whalley, Christopher Healy, and Frank Mueller. Improving WCET by applying a WC code-positioning optimization. *ACM Transactions on Architecture and Code Optimization*, 2(4):335–365, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZWL<sup>+</sup>19] **Zhou:2019:SNS** You Zhou, Fei Wu, Zhonghai Lu, Xubin He, Ping Huang, and Changsheng Xie. SCORE: a novel scheme to efficiently cache overlapped ECCs in NAND flash memory. *ACM Transactions on Architecture and Code Optimization*, 15(4):60:1–60:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZWS<sup>+</sup>16] **Zhou:2016:ERI** Mingzhou Zhou, Bo Wu, Xipeng Shen, Yaoqing Gao, and Graham Yiu. Examining and reducing the influence of sampling errors on feedback-driven optimizations. *ACM Transactions on Architecture and Code Optimization*, 13(1):6:1–6:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZWY17] **Zheng:2017:WAD** Wenguang Zheng, Hui Wu, and Qing Yang. WCET-aware dynamic I-cache locking for a single task. *ACM Transactions on Architecture and Code Optimization*, 14(1):4:1–4:??, April 2017. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZX16] **Zhou:2016:CAE** Hao Zhou and Jingling Xue. A compiler approach for exploiting partial SIMD parallelism. *ACM Transactions on Architecture and Code Optimization*, 13(1):11:1–11:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).
- [ZX19] **Zhang:2019:PPB** Feng Zhang and Jingling Xue. Poker: Permutation-based SIMD execution of intensive tree search by path encoding. *ACM Transactions on Architecture and Code Optimization*, 15(4):46:1–46:??, January 2019. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic). URL [https://dl.acm.org/ft\\_gateway.cfm?id=3280850&ftid=2018230&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E](https://dl.acm.org/ft_gateway.cfm?id=3280850&ftid=2018230&dwn=1&CFID=100488884&CFTOKEN=8001fa53c1103ca2-D7EF9E77-A223-C65F-72CBA8F34752B01E).
- [ZYCZ10] **Zhou:2010:PAT** Xiuyi Zhou, Jun Yang, Marek Chrobak, and Youtao Zhang. Performance-aware thermal management via task scheduling. *ACM Transactions on Architecture and Code Optimization*, 7(1):5:1–5:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

<b>Zhou:2005:EFA</b>
----------------------

- [ZZQ<sup>+</sup>05] Yuanyuan Zhou, Pin Zhou, Feng Qin, Wei Liu, and Josep Torrellas. Efficient and flexible architectural support for dynamic monitoring. *ACM Transactions on Architecture and Code Optimization*, 2(1):3–33, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).