- 144. Andrew B. White, Los Aamos National Iaboratory, P. O. Bx 1663, MS-265, Ios Aams, NM87545
- DavidL Wlianson, National Center for Amspheric Research, P.O. Box 3000, Bulder, (OS0307)
- 146. Samel Yee, Ar Force Geophysics Lab, Department DAP, Hancom APB, Bodford, MA 01731
- Office of Assistant Marager for Energy Research and Development, U.S. Department of Energy, Oak Rdge Operations Offic, P. O. Box 2001, Oak Rdge, TN37831-8600
- 148-157. Office of Scientific & Technical Information, P. O. Box 62, Oak Rolge, TN 37830

- 127. Daniel A Reed, Computer Science Department, University of Illinois, Urbana, IL 61801
- Lee Redinger, Director, The Science Aliance Program University of Tennessee, Knowille, TN 37996
- Garry Rodrigue, Numerical Mathematics Group, Lawrence Livernore National Laboratory, Livernore, CA94550
- Annad Sarah, University of Illinois at Urbana-Ghanpaign, Center for Supercomputer R&D 469 (SRL, 1308 V& Min St., Urbana, IL 61801
- Dave Schneider University of Illinois at Urbana-Champaign, Center for Supercomputing Research and Divelopment, 319E Telbot - 104 S. Wight Street Urbana, IL 61801
- Bavid S. Scott, Intel Scientific Corputers, 15201 NWGeenbrier Parkway, Beaverton, OR97006
- Robert Schreiber, H.A.S., NJ 230-5, NSA Ans Research Center, Mffet Field, CA 94035
- 134. WilliamC Skanarcek, 3973 Escuela Gurt, Bulder, CO80301
- Rehard Srith, Ios Alaros National Inducatory, Group T-3, Mil Stop B2316, Ios Alaros, NM87545
- Peter Smlarkiewicz, National Center for Amspheric Research, MMAGroup, P. O Bax 3000, Bulder, CO80307
- 137. Jurgen Steppeler, DMD Frankfurterstr 135, 6050 Offenbach, WSTOFRAAW
- Rek Stevens, Mathematics and Computer Science Division, Argonne National Laboratory, 9700 South Cass Avenue, Argonne, IL 60439
- Paul N Swarztrauber, National Genter for Amspheric Research, P. O Box 3000, Bulder, CO80307
- 140. WY Pai Tang, Department of Computer Science, University of Waterloo, Waterloo, Ontario, Canada N2L3CI
- 141. Hard d Tease, Los Alams National Laboratory, Mill Stop B257, Los Alams, NM87545
- Robert G Voigt, IC/SE, NS 132-C N/SA Langley Research Center, Hampton, W 23665
- Mary F. Weeler, Rec University, Department of Mathematical Sciences, P. O Box 1892, Huston, TX 77251

- Robert Milone, Los Alaros National Laboratory, C3, Mill Step B65, Los Alaros, NM 87545
- 112. Ien Margolin, Ios Alaros National Indoratory, Ios Alaros, NMS7545
- 113. Frank MCabe, Department of Computing, Imperial College of Science and Echnology, 180 Queens Gate, London SW2BZ, ENCLAND
- Jams MGraw Lawrence Livernire National Laboratory, L-306, P. O. Bix 808, Livernire, CA 94550
- Paul C Mssina, Mil Cede 158-79, California Institute of Technology, 1201 E California Byd. Pasadena, CA91125
- Neville Maray, Department of Michanical and Industrial Engineering, University of Illimis, 1206 West Green Street, Urbana, IL 61801
- V E Overacker, Department of Physics, Vanderbilt University, Box 1807, Station B. Nashville, TN37235
- 118. Joseph Diger, Carputer Science Department, Stanford University, Stanford, CA94305
- Robert OMILley, Department of Mithematical Sciences, Rensselaer Relytechnic Institute, Toy, NY 12180-3590
- James M Ortega, Department of Applied Mathematics, Thornton Hall, University of Virginia, Charlottesville, VA22901
- Ron Reierls, Applied Mathematical Department, Brookhaven National Laboratory, Upton, NY11973
- Rchard Pelz, Dept. of Michanical and Aerospace Figineering, Rutgers University, Hscataway, N 08855-0909
- Paul Pierce, Intel Scientific Computers, 15201 NWG eenbrier Parkway, Beaverton, OR 97006
- Robert J. Remmus, Departments of Mathematics and Computer Science, North Cardina State University, Raleigh, NC27650
- Jesse Rore, Caputer Science Department, University of Temessee, Knowille, TN 37996-1300
- Ardrew Priestley, Institute for Computational Fluid Dynamics, Reading University, Reading R65 2AX, ENGLAND

- Phil Gesho, Lawrence Livernare National Laboratory, L-262, P. O Box 808, Livernare, CA 94550
- WiliamD Gopp, Mathematics and Computer Science Division, Argome National Laboratory, 9700 South Cass Aemue, Argome, IL 60439
- 96. Fric Grosse, AKETBill Labs 2T504, Mirray Hill, NJ 07974
- Janes J. Hack, National Center for Armspheric Research, P. O. Box 3000, Boulder, CO 80307
- Robert M Haralick, Department of Electrical Engineering, Director, Intelligent Systems Iab, University of Washington, 402 Electrical Engineering Bilding, FF10, Seattle, W 98195
- Nichael T Hath, Genter for Supercomputing Research and Development, 305 Tel bot Iaboratory, University of Illinois, 104 South Wight Street, Urbana, IL 61801-2332
- 100. Nichael Henderson, Los Alams National Laboratory, Group T3, Los Alams, NM87545
- 101. Lennart Johnsson, Thinking Michines Inc., 245 First Street, Gabridge, MA02142-1214
- Malvyn Kalos, Grnell Theory Center, Engineering and Theory Center Bodg., Carnell University, Ithaca, NY 14853-3901
- Hans Kaper, Mathematics and Computer Science Division, Argonne National Laboratory, 9700 S. Cass Aenue, Bdg. 221 Argonne, IL 60439
- 104. Aan H Karp, IBMScientific Gater, 1530 Page Mill Rad, Palo Ato, CA 94304
- Kenneth Kennedy, Department of Computer Science, Rec University, P. O. Box 1892, Huston, Texas 77001
- Enrichtens, ER7, Applied Mathematical Sciences, Scientific Corputing Staff, Offie of Energy Research, Offie G437 Germantown, Weblington, IO 20585
- Peter D Iax, Gurant Institute of Mthematical Sciences, New York University, 251 Mircer Street, New York, NY 10012
- 108. James E. Leiss, R. 2, Box 142C Broadway, VA22815
- 109. Rich Lift, National Center for Amspheric Research, P. O. Box 3000, Bulder, CO80307
- Nichael C McGiacken, Lawrence Livernore National Laboratory, L-262, P. O Box 808, Livernore, CA94550

- 76. Ray Cine, Sandia National Laboratories, Livermore, CA 94550
- Alexandre Chorin, Mathematics Department, Lawrence Berkeley Laboratory, Berkeley, CA94720
- 78. James Grones, Ams Laboratory, Iova State University, Ams, IA50011
- 79. Jean Gté, HN 2121 Transcanada Highway, Sui te 508, Darval, Quebec HP 1J3, CANDA
- John J. Darning, Department of Nuclear Engineering Physics, Thornton Hall, McCarnick Read, University of Virginia, Charlottesville, VA22001
- 81. Iarry Dowly, Computer Science Department, Vanderbilt University, Nashville, TN37235
- Iain S. Diff, Alas Centre, Ritherford Appleton Laboratory, Didot, Oxon OX1 0CX, England
- 83. John Dikowicz, Los Alaros National Laboratory, Group T3, Los Alaros, NM87545
- Rehard E Eving, Department of Mathematics, University of Worning, Laranie, W 82071
- Ian Ester, Mathematics and Computer Science Division, Argonne National Laboratory, 9700 South Cass Agence, Argonne, IL 60439
- Goffrey C Ex, Northeast Parallel Architectures Center, Syracuse University Syracuse, NY13244-4100
- Giris Fraley, Statistical Sciences, Inc., 1700 Withake Ae. N Suite 500, Seattle, W 98119
- Baul O Frederichson, H.A.S., NJ 230-5, NSAAns Research Center, Mffet Field, CA 94035
- Danis B Gamon, Computer Science Department, Indiana University, Boorington, IN 47401
- J. Alan George, Vice President, Academic and Provost, Needles Hall, University of Wterloo, Werloo, Ontario, CANNANEL 3G.
- Jams Gimp Department of Mithematics, State University of New York, Stony Brook, NY11794
- 92. Gene Glub, Computer Science Department, Stanford University, Stanford, CA94305
- 93. John Gistafson, 236 Whelm Ams Laboratory, Iowa State University, Ams, IA50011

- David H Bailey, NSA Anes, Mail Stop 258-5, NSA Anes Research Center, Maffet Field, CA 94035
- Elward H Barsis, Grunter Science and Mithematics, P. O Bax 5800, Sandia National Iaboratory, Abuquerque, NM87185
- Glin Bennett, Department of Mathematics, University of South Garolina, Columbia, SC 29208
- Dannique Bennett, CEHEACS, 42 Alenne Gistave Caridis, 31057 Eulouse Cedex, HRACE
- Marsha J. Barger, Gurant Institute of Mathematical Sciences, 251 Marcer Street, New York, NY10012
- Mke Berry, Department of Computer Science, University of Tennessee, 107 Agres Hall, Knoxville, TN37996-1301
- 67. As Borck, Department of Mithematics, Linkoping University, S-58183 Linkoping, Sweden
- John H. Bilstad, Lawrence Livermore National Laboratory, L-16, P. O. Bax 808, Livermore, CA 94550
- Gorge Barianoff, Superconducting Super Collider Laboratory, 2550 Bickleymade Arenne, Suite 260, Dallas, TX75237-3946
- Rger WBrockett, Wing Professor of FE and CS, Pierce Hall, 29 Oxford Street, Harvard University, Garbridge, MA 02138
- Darald J. Dadziak, Department of Nuclear Engineering, 110B Burlington Engineering Iabs, North Carolina State University, Paleigh, NC27695-7909
- Bll L Bizbee, National Genter for Atmspheric Research, P. O Bix 3000, Bulder, CO 80307
- Gaptain Elward A. Garmana, Parallel Computing Research Gioup, US. Air Force Wapons Indoratory, Kirtland AB, NM87117
- John Gwallini, Atting Director, Scientific Corputing Staff, Applied Mithematical Sciences, Office of Energy Research, US. Department of Energy, Weblington, DC 20585
- I-liang Chern, Mathematics and Computer Science Division, Argonne National Laboratory, 9700 South Cass Agence, Argonne, IL 60439

ORNL/TM-12252

INTERNAL DISTRIBUTION

1.	B R Appleton	24-28.	S. A. Baby
2.	C Bottcher	29-33.	R F. Sincovec
3.	B A Carreras	34.	G M Stocks
4-8.	J. Chai	35.	M R Strayer
9-10.	TS. Darland	36-40.	D WWArler
11-15.	J. J. Dongarra	41-45.	$\mathbf{R} \subset \mathbf{W}$ d
16.	J. B Dalæ	46.	P.H.Worley
17.	TH Dunigan	47.	Central Research Library
18.	WR Francel	48.	ORL Patent Offic
19.	R E Harry	49.	K25 Applied Technology Library
20.	WF. Lawkins	50.	Y12 Technical Library
21.	MR Leuze	51.	Iaboratory Records Department - RC
22.	R Man	52-53	Iaboratory Records Department
23.	C E Oiver		

EXTERNAL DI STRI BUTI ON

- David Nelson, Director of Scientific Corputing, ER7, Applied Mathematical Sciences, Office of Energy Research, U.S. Department of Energy, Weblington, DC20585
- Fred Hows, Offic of Scientific Corputing, HR7, Applied Mathematical Sciences, Offic of Energy Research, U.S. Department of Energy, Webington, IC/20585
- Gary Johnson, Offic of Scientific Corputing, FR7, Applied Mathematical Sciences,
 Offic of Energy Research, U.S. Department of Energy, Weblington, IO20585
- 57. Thoms A Gallcott, Drector, The Science Aliance Program 53 Timer House, University of Temessee, Knowille, TN 37996
- A WBjanzyk School of Electrical Engineering, Grnell University, EICBilding, Rn 337, Ithaca, NY 14853-6367
- Giristopher R Anderson, Department of Mathematics, University of California, Los Angeles, CA 90024
- David C Bader, Amospheric and Cirnate Research Division, Office of Health and Environmental Research, Office of Energy Research, ER-76, US. Department of Energy, Weishington, IOC20585

- [20] G C Ex, S. WOto, and A J. G Hey. Matrix algorithms on a hypercube I: Matrix multiplication. *Parallel Computing*, 4:17-31, 1987.
- [21] S. Hss-Lederman, E. M. Jacobson, A. Tsao, and G. Zhang. Matrix multiplication on the Intel Euclistone Delta. Echnical report, Supercomputing Research Center, 1993. in preparation.
- [22] Intel Corporation. Touchstone Delta Fortran Calls Reference Manual, April 1991.
- [23] Intel Carporation. Touchstone Delta SystemUser's Guide, Otober 1991.
- [24] C Iin and L Snyder. Anatrix product algorithm and its comparative performance on hypercubes. In Proceedings of the 1992 Scalable High Performance Computing Conference, pages 190-194. IEE Press, 1992.
- [25] R littlefield Garacterizing and turing commications performance for real applications. In Proceedings, First Intel Delta Application Workshop, CCSF-14-92, Pasadena, California, pages 179–190, Ebruary 1992. presentation overheads.

- [9] J. Chri, J. J. Dongarra, and D. W.Wiker. Level 3 HAS for distributed memory concurrent computers. In Proceedings of Environment and Tools for Parallel Scientific Computing Wirkshop, (Saint Hilaire du Touvet, France). Elsevier Science Rublishers, September 7-8, 1992.
- [10] J. Choi, J. J. Dangarra, and D. W.Wilker. Parallel matrix transpose algorithms on distributed memory concurrent computers. Echnical Report TMI2309, Ok Roge National Laboratory, Mathematical Sciences Section, April 1993.
- [11] J. Dumal, J. J. Dugarra, J. DuGoz, A Greenbaum S. Humarling, and D Sorensen. Prospectus for the development of a linear algebra library for high performance computers. Technical Report 97, Argonne National Laboratory, Mithematics and Computer Science Division, September 1987.
- [12] J. J. Dugarra. Welshop on the BASS. LAPACK Welsing Note 34, Technical Report (S-91-134, University of Tennessee, 1991.
- [13] J. J. Dagarra, I. Daff, J. Da Goz, and S. Harmarling. A set of level 3 basic linear algebra subprograms. ACMTOMS, 16: 1–17, March 1990.
- [14] J. J. Dongarra, I. S. Duff, D.C. Sorensen, and H.A. van der Verst. Solving Linear Systems on Vector and Shared Memory Computers. SIAM Hiladelphia, PA 1990.
- [15] J. J. Dagarra, R. Henpel, A. J. G. Hey, and D. W. Wilker. A proposal for a userlevel, massage passing interface in a distributed manary environment. Technical Report TMI2231, Oak Rolge National Laboratory, March 1993.
- [16] J. J. Dungarra, R van de Gijn, and D Wilter. Alcock at scalable linear algebra libraries.
 In Proceedings of the 1992 Scalable High Performance Computing Conference, pages 372-379. IHE Press, 1992.
- [17] J. J. Dangarra and R. A. van de Gijn. Two dimensional basic linear algebra commication subprogram. IAPACKWorking Note 37, Technical Report CS-91-138, University of Tennessee, 1991.
- [18] A C Elster. Basic matrix subprograms for distributed manary systems. In D WWWker and Q E Stout, editors, Proceedings of the Fifth Distributed Memory Computing Conference, pages 311-316. IEEE Press, 1990.
- [19] R D Falgout, A Skjellum S. G Smith, and C H Still. The milticomputer tool box approach to concurrent HAS and LAS. In Proceedings of the 1992 Scalable High Performance Computing Conference, pages 121–128. IEE Press, 1992.

Access to this facility was provided through the Genter for Research on Parallel Computing.

6. References

- P. R. Anstoy, M.J. Dayde, I. S. Diff, and P. Mirere. Linear algebra calculations on the HNNT2000. In G Goos and J. Hartmanis, editors, *Proceedings of Second Joint International Conference on Vector and Parallel Processing*, pages 319-330. Springer-Verlag, 1992.
- [2] E Arderson, Z Bu, C Bschof, J. Dornel, J. Dongarra, J. DoGoz, A Greenbaum, S. Harmerling, A Mikénney, and D Sorensen. LAPACK A portable linear algebra library for high-performance computers. In *Proceedings of Supercomputing '90*, pages 1– 10. IEEE Press, 1990.
- [3] E Anderson, Z Bai, J. Dornel, J. Dongarra, J. DoGoz, A Greenbaum, S. Harnarling,
 A Mikenney, S. Ostrouchov, and D. Sorensen. *LAPACK Users' Guide*. SIAMPress,
 Hiladelphia, PA, 1992.
- [4] E Anderson, A Benzoni, J. Dangarra, S. Multon, S. Ottrouchov, B. Eurancheau, and R. van de Gijn. Basic Linear Agebra Commication Subprograms. In Sixth Distributed Memory Computing Conference Proceedings, pages 287-230. IEEE Computer Society Press, 1991.
- [5] M Burnett, D G Payne, and R van de Gijn. Quinal minimum panning tree broadcasting in mash-connected architecture. Echnical Report TM91-38, The University of Texas at Astin, December 1991.
- [6] P. Berger, M.J. Dayde, and P. Marere. Implementation and use of Level 3 HAS kernels on a transputer T800 ring network. Technical Report TB/ PY91/54, CHEACS, June 1991.
- [7] J. Choi, J. J. Dangarra, R. Rzo, and D. W.Wiker. ScaLAPACK A scalable linear algebra library for distributed memory concurrent computers. In Proceedings of Fourth Symposiumon the Frontiers of Massively Parallel Computation (MeLean, Virginia). IEE Computer Society Press, Los Alaritos, California, Otober 19-21, 1992.
- [8] J. Gkoi, J. J. Dongarra, and D. W. Walker. The design of scalable software libraries for distributed manary concurrent computers. In Proceedings of Environment and Tools for Parallel Scientific Computing Workshop, (Saint Hilaire du Touvet, France). Elsevier Science Rublishers, September 7-8, 1992.

view and given implementation details from a processor point-of-view Finally we have shown how to adapt the commications for a specific target machine, the Intel Touristone Delta computer, by exploiting its commication characteristics. The general purpose matrix miltiplication routines developed are universal algorithms that can be used for arbitrary processor configuration and block size.

In general, the first dimension of the data matrix may be different from the number of rows of the matrix in a processor. That means, when shifting **A** in the ND2 routine, **A** needs to be copied before it is sent out. Instead of a direct copy, the block columns of **A** are preserted so that each processor performs a block version of matrix-matrix multiplication in each step. Without this preserting, processors compute multiplications as a block version of the outer product operation, i.e., a column of blocks is multiplied by a row of blocks. The outer product operation performs well and its performance is almost the same as the routine with preserting for blocks larger than 5×5 elements. But for the case of small block sizes, preserting improves performance. If the first dimension of matrix **A** is the same as the number of rows, the preserting is not mecessary, and **A** can be sent out directly, since after Q shifts of **A** processors have their original blocks, and **A** is unchanged. This scheme may also save commication buffer space. For the transposed matrix multiplication routines (**A** $^{T} \cdot \mathbf{B}$ and $\mathbf{A} \cdot \mathbf{B}^{T}$), the preserting process improves the performance mere than 10% for a block size of 5×5 .

In som cases, the transposed matrix multiplication algorithmmy be slower than the two confined routines, matrix transposition and matrix multiplication. That is, $\mathbf{C} \Leftarrow \mathbf{A}$ $^T \cdot \mathbf{B}$ can be implemented with two steps, $(\mathbf{T} \Leftarrow \mathbf{A}$ T , $\mathbf{C} \Leftarrow \mathbf{T} \cdot \mathbf{B}$), where extra memory space for \mathbf{T} is necessary. Users can choose the best routine according to their machine specifications and their application. The performance of the routines not only depends on the machine characteristics, but also the processor configuration and the problemsize.

(A) =

The performance of the FUMA package can be improved with optimized assembly-coded routines, if available, such as a two dimensional biffer copyroutine ($\mathbf{T} \Leftarrow \mathbf{p}$ (A), where op Acr \mathbf{A}^T), and a two dimensional addition routine ($\mathbf{T} \Leftarrow \mathbf{a} \mathbf{A} + \beta \mathbf{T}$).

The RMMA package is currently available only for double precision real data, but will be implemented in the near future for other data types, i.e., single precision real and complex, and double precision complex. To obtain a copy of the software and a description of how to use it, send the following message "send pumma from misc" to netlib@ornl.gov.

Acknowledgments

This research was performed in part using the Intel Euclistone Delta Systemoperated by the Galifornia Institute of Technology on behalf of the Carcurrent Supercomputing Consortium

		A· I	В	\mathbf{A}^T . :	В
$P \times Q$	Matrix Size	HIG	TREE	RING	TRE
4×4	2000 ×2000	0.515	0. 530	0. 488	0. 496
6×6	3000 ×3000	1. 130	1. 159	1. 081	1.073
8×8	4000 ×4000	1. 985	2. 056	1. 908	1. 901
12×12	6000 ×6000	4. 438	4. 507	4. 260	4. 150
16×16	8000 ×8000	7. 844	8. 001	7. 542	7. 325
8×9	3960 ×3960	2. 326	2. 326	2. 321	2. 321
8×10	4400 ×4400	2.561	2. 641	2. 493	2.486
8×12	4800 ×4800	2. 965	3. 091	2. 956	2. 918
8×16	5600×5600	3.858	4. 022	3. 707	3. 622

Table 4: Renformance in Glops with optimized commication routines on two structures, ring and spanning tree. Bock size is fixed to 5 %. The routine for $\mathbf{A} \cdot \mathbf{B}$ is faster for a tree structure, but the routine for $\mathbf{A} = \begin{bmatrix} T & \mathbf{B} \end{bmatrix}$ has better performance for a ring structure.

the products of other group(s) in the same column After P/GCD - 1 commications and additions, the partial products in each group of GCD processors are effectively added to the root nodes.

The $\mathbf{A} \cdot \mathbf{B}$ and $\mathbf{A} = T \cdot \mathbf{B}$ routines have been implemented with the optimized commications for the IDI to based on both the ring and the minimum paraming tree structure for broadcasts. Performance results are shown in Table 4. The non-transposed matrix multiplication routine for 8000 >8000 matrices on 16 × 16 nodes performs at about 8.00 Glops for the tree structure, and the transposed multiplication routine executes at about 7.54 Glops for the ring structure. They obtain about 31.25 Mbps and 29.46 Mbps per processor, respectively, which correspond to concurrent efficiencies of 86% and 83% respectively.

If P and Q are relatively prim, there is no performance difference between tree and ring versions. The $\mathbf{A} \cdot \mathbf{B}$ algorithm performs well for the tree structure. Though broadcasting a message to the entire column of the processors on the ring is slow the overall performance is not influenced since the stages of the algorithm are pipelined. That is, processors directly proceed to the next stage as soon as they finish their multiplication at the current stage.

In a single stage of the \mathbf{A} $T \cdot \mathbf{B}$ routine, collecting the partial products in a column of the processor template is faster for the tree algorithm. However, overall the ring algorithm is preferred for the \mathbf{A} $T \cdot \mathbf{B}$ routine, since stages of the algorithm range pipelined.

5. Conclusions and Remarks

Where presented a parallel matrix miltiplication routine and its variants for the block scattered decomposition over a two dimensional processor template. Where described how to develop the algorithms for distributed memory concurrent computers from a matrix point-of-



2

Figure 22: Breachasting on linear array of p = 7, where nodes are numbered 0 through 6. P is a root node.

0 •	0	0	$0 \circ_{\searrow}$	0	0			
1 ●	o∤	0	1 •	02	0			
2 💽	Ø	O,	2 🔍		O,			
3 ●∭	•/	07	3 0 >	0	0			
4 0 ∜	0	0	4 •	●k	0)			
5 0	0	0	5 0	οŢ	0			
6 0/	0	0	6 •	0	0			
step 1	step 2	step 3	step 1	step 2	step 3			
(a) receive	from MS	SB to LSB	(b) receive	(b) receive from near nodes				

Figure 23: Collecting on linear array. P_{2} is a root node.

In the hypercube schem, the root node P_{2} , which has the message to be broadcast, first sends the message to P_{3} , whose least significant bit (ISB) is different from the root node. Then the message is delivered by toggling successive bits from ISB to the mest significant bit (NSB). On a mesh topology such as the Delta, the network traffi becomes congested as the broadcast proceeds, as shown in Figure 22 (a).

In order to avoid network contention, the root node sends the message to the first node in the other half of the processors. By recursing for $\lceil \log_2 P \rceil$ similar steps, the message is delivered to all nodes without any contention as shown in Figure 22 (b). In general, each column of the template has P / GCD root nodes in a stage, which broadcast their blocks of **B** over GCDprocessors of the column, where GCD denotes the greatest commodivisor of P and Q. These operations are a formula group communication [15].

For $\mathbf{A}^{-T} \cdot \mathbf{B}$ in Section 3.3, the partial products in the same column of the processors are confined and the sum is stored in the root (destination) node. A special collecting scheme has been developed for the Delta to avoid network contention. The newcollecting scheme on a linear array shown in Figure 23 (b) is based on the broadcasting scheme in Figure 22 (b). The partial products are sent and added in nodes which are meaner to the root node. Generally, in each stage of the algorithm each column of the template has P/GCD root nodes to collect the partial products. Partial products of a group of GCD processors are added first with



Figure 21: Two rotating schemes. (a) Nodes first send to the left and then receive from the right. (b) In the first step, odd-numbered processors send data blocks and even-numbered processors receive them In the next step, even-numbered processors send and odd-numbered processors receive. Odd-even rotating is faster on Dalta, but similations rotating is faster on iPSO/860 hypercube.

4.3. Results with Optimized Communication Routines for the Intel Delta

For the inflementation of the FUMA package, blocking and nonblocking commication schemes were used. In this section, we madify the algorithms with optimized commication schemes specifically for the Intel Teuchstone Telta.

First, force type commications [22] are incorporated for faster commications. Aforce type massage bypasses the normal flow control mechanism and is not delayed by clogged massage biffers on a processor. Aforce type massage is discarded if no receive has been posted on the distinution processor prior to its arrival. If force types are not used on the falta, the routines can accoundate matrices up to 400 ×400 elements per processor without encounting problem arising from systembiffer overflow[23]. With force type commication, the routines can handle larger matrices, up to 500×500 per processor, where the maximum is is determined by the available manary per processor rather than by systembiffer constraints.

All ockrotating schemis used to shift **A** rowise in the **ND2** algorithm of Section 3.2 and in the **A** T · **B** routine of Section 3.3. Asimitaneous rotating schem, shown in Figure 21 (a), may be used on the Intel i HSC/860 hypercube. However, an odd-even rotating schem is preferable on the Data [25]. This schem performs the commitation in two steps as shown in Figure 21 (b). In the first step, odd-numbered processors send their own data blocks and even-numbered processors receive them In the next step, even-numbered processors send and odd-numbered processors receive.

In the original NDP2 algorithm blocks of **B** are broadcast in each column of the template based on a ring commitcation schem. In the Dalta-specific NDP2 algorithm massages are broadcast based on a minimum spanning tree. Aspecial broadcasting routine is desirable for the Dalta, which differs fronthat used on hypercubes [5]. Consider broadcasting a massage on a linear array of p = 7 processors as shown in Figure 22, where nodes are numbered 0 through 6.

$P \times Q$	Matrix Size	$\mathbf{B} \propto \mathbf{k} \mathbf{S} \mathbf{z} \mathbf{e}$	$\mathbf{A} \cdot \mathbf{B}$	$\mathbf{A}^T \cdot \mathbf{B}$	$\mathbf{A}^T \cdot \mathbf{B}^T$
		1×1	1. 640	1. 529	1. 607
8×8	2400×2400	$5 \ imes 5$	1. 641	1. 530	1. 619
		300×300	1. 643	1. 531	1. 618
		1×1	1. 902	1. 904	1. 732
8×9	2520×2520	5×5	1. 924	1. 939	1. 850
		35×35	1. 926	1. 946	1. 860
		1×1	2. 085	2. 067	1. 961
8×10	2400×2400	5×5	2. 107	2. 110	2. 033
		60 ×60	2. 096	2. 123	2. 028
		1×1	2. 374	2. 121	2. 265
8×12	2400×2400	5×5	2. 389	2. 310	2. 306
		100×100	2. 397	2. 338	2. 317

Table 2: Dependence of performance on block size (Unit: Glops)

$P \times Q$	Matrix Size	$\mathbf{A} \cdot \mathbf{B}$	$\mathbf{A}^T \cdot \mathbf{B}$	$\mathbf{A}^T \cdot \mathbf{B}^T$
1×1	400×400	36. 21 (100. 0)	35.54 (100.0)	34.58 (100.0)
8×8	3200×3200	27. 77 (76. 7)	25.86 (72.8)	27. 36 (79. 1)
8×9	3240×3240	29. 00 (80. 1)	28 56 (80 4)	28. 10 (81. 3)
8×10	3200×3200	28. 25 (78. 0)	27.74 (78.1)	27.47 (79.4)
8×12	3200×3200	28. 44 (78. 5)	27.55 (77.5)	27. 48 (79. 5)

Table 3. Performance per node in Maps. Back size is fixed at 5×5 elements. Entries for the 1×1 template case give the performance of the assembly-coded Level 3 BLAS matrix multiplication routine. Numbers in parenthesis are concurrent efficiency.

a long time to receive the partial products if P = Q.

Table 2 shows how the block size has an effect on the performance of the algorithms. It includes three cases of the block size, two extrem cases – the smallest and largest possible block sizes – and 5×5 block of elements. The algorithms depend only weakly on the block size. Even for the case of the smallest block size (1×1 element), the algorithms show good performance.

Performance per node is shown in Table 3. The 1×1 template gives the performance of the asserbly-coded level 3 HAS matrix multiplication routine. The numbers in parentheses are concurrent efficiency, which is the relative performance of nodes compared with the maximum performance of the asserbly-coded level 3 HAS routine. Approximately 77% efficiency is achieved for $\mathbf{A} \cdot \mathbf{B}$, 73% or \mathbf{A} $T \cdot \mathbf{B}$, and 79% for \mathbf{A} $T \cdot \mathbf{B}^T$ if P = Q. The routines performance templates for which $P \neq Q$. More than 80% efficiency is achieved for all cases if P and Q are relatively prime.



Figure 19: Performance comparison of three routines on an 8×10 template. P = 8, Q = 10, LCM = 40, and GCD = 2



Figure 20: Performance comparison of three routines on an 8×12 template. P = 8, Q = 12, L C M = 24, and G C D = 4



Figure 17: Reformance comparison of three routines on an 8 \times 8 template. P = Q = L C M = 8, and GC D = 8



Figure 18: Performance comparison of three routines on an 8 $\times 9$ template. $P=8,\ Q=9,\ L\,C\,M$ =72, and $GC\,D$ =1

commication bandwidth between processors, and the size of the matrices. However, for the NDB2 algorithm, the performance is independent of the block size. Wadopted a block size of 5×5 in all subsequent runs of the matrix multiplication routines.

Wheat considered how for a fixed number of processors $N_{p} = P_{x}Q$, performance depended on the configuration of the processor template. Some typical results are presented in Table 1 from which it may be seen that the template configuration does have a small effect on performance, with squarer templates giving better performance than long, thin templates. For a fixed number for processors, a larger value of Q increases the number of outer loops performed, but reduces the time to broachest blocks of **B** across the template. The relative importance of these two factors determines the optimal template configuration. For rectangular templates with different aspect ratios, those with small Q showbetter performance than these with small P. For a fixed processor template with small P, an ND2 algorithm in which **A** is broachest rowise, and **B** is shifted columnwise, is preferable to the version described in Section 3.2, in which **B** is broachest columnwise and **A** is shifted rowise.

Figure 16 (a) shows the performance of the ND2 algorithmon the Intel Toulstone Delta as a function of problemsize for different numbers of processors for up to 256 processors. In all cases a square processor template was used, i.e. P = Q, the block size was fixed at 5×5 elements, and the test matrices were of size up to 400×400 elements per processor.

In Figure 16 (b) we show how performance depends on the number of processors for a fixed grain size. The fact that these isogranularity plots are almost linear indicates that the distributed matrix multiplication routine scales well on the Dalta, even for small granularity.

4.2. Comparison with Transposed Matrix Multiplication Algorithms

We compared the performance of the ND2 version of the matrix multiplication routine $\mathbf{C} =$ $\mathbf{A} \cdot \mathbf{B}$ with that of the transposed matrix multiplication routines, $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$, and $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}^T$. For $\mathbf{C} = \mathbf{A} \cdot \mathbf{B}$, we adopted a routine with rowise broadcasting of \mathbf{A} and column vise shifting of $\mathbf{B} \cdot \mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$ is implemented as described in Section 3.3. For $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}^T$, \mathbf{B} is directly multiplied with \mathbf{A} to form $\mathbf{B} \cdot \mathbf{A}$, which is then transposed to give \mathbf{C} .

Figures 17, 18, 19, and 20 show the performance of the algorithms on 8×8, 8×9, 8×40, and 8×12 templates, respectively. In all cases the block size is fixed at 5×5 elements. The solid and the dashed lines show the performance of $\mathbf{A} \cdot \mathbf{B}$ and \mathbf{A} of the two lines is due to the matrix transpose routine used in evaluating \mathbf{A} cases, the performance of the \mathbf{A} $T \cdot \mathbf{B}^T$. In most cases, the performance of the \mathbf{A} $T \cdot \mathbf{B}$ algorithm which is drawn with the dot-dashed lines, lies between that of the $\mathbf{A} \cdot \mathbf{B}$ and \mathbf{A} $T \cdot \mathbf{B}^T$ algorithms, but for the square template in Figure 17, its performance is wrise than that of \mathbf{A} $T \cdot \mathbf{B}^T$. In the \mathbf{A} $T \cdot \mathbf{B}$ routine, processors in the same column of the template sequentially update their own \mathbf{C} . Some of the processors have to wait



Figure 16: Performance of NDP2 algorithm (a) Performance in gigaflops as a function of matrix size for different nucleus of processors. (b) Isogranularity curves in the (G, N) p) plane. The curves are labeled by the granularity g in units of 10 ³ matrix elements per processor.

96 proce	essors	64 proce	ssors				
$P \times Q$	Gilops	$P \times Q$	Gilops	$P \times Q$	Gibps		
6×16	1. 972	4×16	1. 373	4×12	1. 101		
8×12	2. 007	8×8	1. 447	6×8	1. 181		
12×8	2. 008	16×4	1. 444	8×6	1. 200		
16×6	2. 002			12×4	1. 130		

Table 1: Dependence of performance on template configuration (M = N = L = 1600).

the existing algorithm for finding $\mathbf{B} \cdot \mathbf{A}$, as described in Section 3.2, without any radification being necessary. Parallel matrix transpose algorithms are described in [10], and are used to compute $\mathbf{C} = \alpha \mathbf{A}$ $T \cdot \mathbf{B}^T + \beta \mathbf{C}$ as described above in two steps: $\mathbf{T} = \alpha \mathbf{B} \cdot \mathbf{A}$, then $\mathbf{C} = \mathbf{T}$ $T + \beta \mathbf{C}$.

4. Results

In this section we present performance results for the HMMA package on the Intel Techstone Telta system Matrix elements are generated uniformly on the interval [4, 1] in double precision. Conversions between measured runtimes and performance in gigaflops (Glops) are made assuring an operation count of 2MNL for the multiplication of a $M \times L$ by a $L \times N$ matrix. In our test examples, all processors have the sam number of blocks so there is no load inhalance.

4.1. Comparison of Three Matrix Multiplication Algorithms

Wfirst compared the three matrix multiplication algorithms, SDB, NDE, and NDE2 on two fixed processor templates. Figures 14 and 15 show the performance of the algorithms on a square processor template (8 × 8, P = Q) and a nonsquare template (9 × 8, P and Q are relatively prime), respectively. Two different block sizes are considered to see how block size affects the performance of the algorithms for a number of different sized matrices.

The performance of the SDB and NDPI algorithms improves as the block size is increased from 5 to 10, but this change of the block size has almost no effect on the performance of the NDP2 algorithm since in NDP2 the size of the submatrices multiplied in each processor (using the assembly-coded level 3 HAS) is independent of block size. For a square template, the number of commication steps is the same in the NDP1 and NDP2 algorithms sime L C M = Q, but there is a big difference in their performance. This difference arises because the basic operation of the NDP1 algorithm is a multiplication of a block column of A with a single block of B, where as, in the NDP2 algorithm larger matrices are multiplied in each step, as explained in Section 3.2.

The block size is selected by the user. In most cases, the optimal block size is determined by the size and shape of the processor template, floating-point performance of the processor,



Figure 15: Reformance comparison of the three matrix mitiplication routines on a $9\,{\times}8$ processor template.



Figure 14: Performance comparison of the three matrix multiplication routines on an $8\,\times\!8$ processor template.

 3×2 processor tendate. P_{0} computes two ($[M_{b}/LCM]$) transposed matrix multiplications of Block columns of $\mathbf{A}(A(0:11:3, 0) \text{ and } A(0:11:3, 6))$ with its own submatrix $\mathbf{B}(B(0:11:3, 0:11:2))$, and generates two block rows of $\mathbf{C}(C(0, 0:11:2) \text{ and } C(6, 0:11:2))$. The two rows of \mathbf{C} are condensed for fast commitcations as in the MD2 algorithm in Section 3.2. If Block columns of \mathbf{A} are presorted with radix LCM (or radix LCM/Q for each processor) at the beginning of the algorithm processors compute one transposed matrix multiplication in each step instead of $[L_{b}/LCM]$ multiplications as shown in Figure 13 (b). Again, the computation is like a block version of (transposed) mutrix-mutrix multiplication.

The case $\mathbf{C} = \mathbf{A} \cdot \mathbf{B}$ T is similar to the $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$ algorithm but the partial result blocks of \mathbf{C} rotate horizontally in each step, and \mathbf{B} T shifts upwards after each stage.

3. 4. Multiplication of Transposed Matrices, $C = \vec{A} \cdot B^T$

Suppose we need to compute $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}^T$, where \mathbf{A} is $L_{-b} \times M_{-b}$ blocks, \mathbf{B} is $N_{-b} \times L_{-b}$ blocks, and \mathbf{C} is $M_{-b} \times N_{-b}$ blocks. One approach is to evaluate the product

$$C(I, J) = \sum_{K=0}^{L_b - 1} [A(K, I^T)] \cdot [B(J, K^T)], \qquad (4)$$

directly using a variant of the matrix multiplication routine in Section 3.2, but in which blocks of **A** are columnast in each step, and blocks of **B** are rotated leftwards. The resultant matrix then has to be blockwise transposed, i.e., $\operatorname{block} C(I, J)$ must be swapped with block C(J, I), in order to obtain **C**. Thus, for this approach the algorithmis as follows,

- 1. locally transpose each block of **A** and **B**,
- 2. mitiply A and B using variant of parallel algorithm.
- 3. do a blockwise transpose of the result to get \mathbf{C}

In an actual implementation, the local transpose in (1) can be performed within the calls to the assembly-coded sequential **xOEM** frontime.

Another approach is to evaluate \mathbf{C} $^{T} = \mathbf{B} \cdot \mathbf{A}$ and then transpose the resulting matrix to obtain \mathbf{C} . In this case the algorithmis as follows,

- 1. mtiply B and A using the parallel algorithm in Section 3.2,
- 2. locally transpose each block of result,
- 3. do a blockwise transpose to get \mathbf{C} .

These last two steps together transpose \mathbf{C} T, and may be done in any order. The performance of both approaches is very nearly the same, but the second approach has the advantage of using



b =

Figure 13: $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$ in P_0 from processor point-of-view where $P_{-}=3$, $Q_{-}=2$ and $M_{b}=L_{-b}=12$. The shaded area of \mathbf{A} and \mathbf{B} represents blocks to be mitiplied. And that of \mathbf{C} stands for the result blocks to be placed after mitiplication and summation processes over the column of the template.

processors then compute C(2, 0:5:2), which is placed in P_4 , and finally compute C(4, 0:5:2), which is placed in P_2 . After this stage **A** is shifted to the left. With this scheme, the processors require three steps to compute C(0:5:2, 0:5:2) for the first stage of the algorithm. This procedure is less efficient, but needs less memory to hold partial products.

The loss of efficiency can be offset by overlapping computation and commitcation. Gensider a multiple algorithm in which the blocks of **C** rotate downwards over the processor template after each stage. Each processor computes its own products and updates the received blocks. The processors receive their own desired blocks of **C** after P -4 commitcations. If Pand Q are relatively prime as shown in Figure 12, all processors have their own blocks of **C** in each stage. They receive partial products from the processor above, add their contributions to the partial products, and then send them to the processor below. If processors are writing to receive the products before multiplying som processors have to writ a long tim when P = Qas in Figure 11 (or P and Q are not relatively prim). For these cases, processors compute their own multiplications first, and then add themafter they receive the products. This can be implemented effectively with as ynchronous message passing to minimize processors' writing time to receive the products.

As an example, consider Figure 13 (a), where 12×12 block matrices are distributed over a



(b) Snapshot of the first stage from processor point-of-view

Figure 12: Snapshot of $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$ when P = 3, Q = 2, and M $_{b} = N_{b} = L_{b} = 6.$ (a) Frommatrix point-of-view the computed blocks of the matrix C in the first two stages of the transposed matrix multiplication algorithmare shaded. (b) Snapshot of the first stage from processor point-of-view If P and Q are relatively prime, the computed blocks of \mathbf{C} are scattered over all processors in each stage.

 $_{0}$, P_{2} , and P_{4} , compute 3 ×3 Hocks of C (C(0:5:2, 0:5:2)), by column of processors, Pmiltiplying the zeroth, second and fourth block columns of $\mathbf{A}(A(:, 0:5:2))$ with the zeroth, second and fourth block columns of $\mathbf{B}(B(:, 0:5:2))$. After summing over columns they have computed their own row blocks of C.

Wen Q is smaller than P, processors need more manary to store the partial products, if they compute their own products first and then add themtogether. Imagine the case when P = 4, Q = 1 and $M_{b} = N_{b} = L_{b} = 4$. Each processor has 1×4 blocks of **A** and **B**, and it has 1×4 blocks of **C** after the computation. But processors need 4×4 blocks to store their own partial products. Thus, memory requirements do not scale well.

Processors can miltiply one block column of **A** with whole blocks of **B** in each step to avoid monscalable memory use. In the first step of Figure 12, P $_{0}, P_{2}, \text{ and } P_{4} \text{ compute } C(0, 0:5:2)$ by multiplying A(:, 0) with B(:, 0:5:2). The computed blocks of **C** are placed in P 0. These



(b) Snapshot of the first stage from processor point-of-view

 T · **B** when P = Q = 3 and MFigure 11: Snapshot of $\mathbf{C} = \mathbf{A}$ $_{b} = N_{b} = L_{b} = 6.$ (a) From the matrix point-of-view the computed blocks of the matrix **C** in the first two stages of the transposed matrix mitiplication algorithmare shaded. (b) Snapshot of the first stage from the processor point-of-view The shaded area of **A** and **B** represents blocks to be miltiplied, and that of \mathbf{C} denotes blocks computed from the miltiplication. Only diagonal processors have results in the first stage. After each stage, A is shifted to the left.

each consisting of 6×6 blocks, are distributed over a 3×3 processor template as shown in Figure 11. In each stage, every Q-th wrapped block diagonal of **C** is computed. In the first stage, as shown in Figure 11 (b), the processors in the first column of the template, P $_0, P_3,$ and P_{-6} , multiply the zeroth and third block columns of $\mathbf{A}(A(:, 0:5:3))$ with the zeroth and third block columns of $\mathbf{B}(B(:, 0:5:3))$. They compute their own partial of mitiplications and add them to obtain 2×2 blocks of $\mathbf{C} (C(0:5:2, 0:5:2))$, which are placed in P ₀. In this example, where the template is square, only the diagonal processors P $_0, P_4, \text{ and } P_8$ have the computed blocks of C for each column of the template. After the first stage, A shifts to the left. The next wrapped diagonal processors P $_2$, P_3 , and P_7 have the computed blocks of C in the second stage.

Figure 12 shows the case of P = 3, Q = 2, where C is computed in two stages. The first



Figure 10: The transposed matrix multiplication algorithm $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$. The outer loop has been split into loops over I 1 and I 2 so that the commitcation for several steps can be sent in a single massage.

are evaluated. Each step consists of block matrix multiplication to form contributions to a wrapped diagonal block of \mathbf{C} , followed by summation over columns. Finally, a commication phase shifts \mathbf{A} to the left by one block.

As in the NDM matrix multiplication algorithm of Section 3.2, the commutation latency is reduced by similaneously performing multiple instances of the outer I loop separated by L C M. Again the commutation latency is reduced further when instances of the outer loop separated by Q are executed together as in the NDMM algorithm. The blocks of **A** return to the same processor from which they started after they have been rolled Q times. So the algorithm proceeds in Q stages, in each of which [L b/Q] wrapped diagonal blocks of **C** are computed. The pseudocode of the multiple algorithm Figure 10.

The transposed matrix multiplication algorithm is correptually simpler than the nontransposed matrix multiplication algorithm In $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$, processors in the same column of the template compute and add their products, and distribute the summations to the appropriate positions. The mest difficult aspect when implementing the algorithm is how to add and distribute the products efficiently.

As an example, consider the matrix multiplication $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$ where matrices \mathbf{A} and \mathbf{B} ,

Figure 9: The basic transposed matrix multiplication algorithm $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$ for a block scattered decomposition [A(K, IP)] T is the transpose of $\operatorname{block} A(K, IP)$. This algorithm meds a sequential IO loop to compute C(IP, J) by adding the temporary results T(K) columnities.

computation is like a block version of mutrix-mutrix multiplication.

The commit cation scheme of the MD2 algorithm and be changed to rowive broadcasting of $[L_b / P]$ blocks of **A** and column vise shifting of presorted **B** without decreasing its perfornance. The two schemes have the same number of steps and the same amount of computation per processor in each step, but they have different commit cation strategies.

3. 3. Transposed Matrix Multiplication Algorithm, $C = A^T \cdot B$

Wnowebscribe the mitiplication of transposed matrices, that is, mitiplications of the form $\mathbf{C} = \mathbf{A} \quad ^T \cdot \mathbf{B}$ and $\mathbf{C} = \mathbf{A} \cdot \mathbf{B} \quad ^T$. The mitiplication algorithm of two transposed matrices, $\mathbf{C} = \mathbf{A} \quad ^T \cdot \mathbf{B}^T$, is presented in Section 3.4. Lin and Snyder [24] has given an algorithm computing $\mathbf{C} = \mathbf{A} \cdot \mathbf{B}$ based on a block distribution, that first transposes one of the matrices and then uses a series of block mitiplication and reduction steps to evaluate \mathbf{C} .

Given the first $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$, where \mathbf{A} and \mathbf{B} are L $b \times M$ b and L $b \times N$ b blocks, respectively, and they are distributed with a block scattered decomposition C(I, J) is then computed by

$$C(I , J) = \sum_{K=0}^{L_b - 1} [A(K, I^T)] \cdot B(K, J)$$
(3)

where $I = 0, 1, \ldots, M$ -1, $J = 0, 1, \ldots, N$ -1 and $[A(K, I)]^T$ is the transposed block of A(K, I). As in Equation 2, block indices are used, and the order of summation is arbitrary.

Figure 9 gives the pseudocode of the basic transposed matrix miltiplication algorithm. The algorithm proceeds in L_{b} steps, in each of which blocks of **C** lying along a wrapped diagonal

	0	1	2	3	4	5	6	7	8	9	10	11
0	0	1	2	0	1	2	0	1	2	0	1	2
1	3	4	5	3	4	5	3	4	5	3	4	5
2	0	1	2	0	1	2	0	1	2	0	1	2
3	3	4	5	3	4	5	3	4	5	3	4	5
4	0	1	2	0	1	2	0	1	2	0	1	2
5	3	4	5	3	4	5	3	4	5	3	4	5
6	0	1	2	0	1	2	0	1	2	0	1	2
7	3	4	5	3	4	5	3	4	5	3	4	5
8	0	1	2	0	1	2	0	1	2	0	1	2
9	3	4	5	3	4	5	3	4	5	3	4	5
10	0	1	2	0	1	2	0	1	2	0	1	2
11	3	4	5	3	4	5	3	4	5	3	4	5
	$\mathbf{K} = 0$											

0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
					K :	= 1					

Figure 7: Snapshot of NDP2 algorithm In each stage, four (L are columnast. The total number of stages is Q.

 $_{b}/~Q$ =12/ 3) wrapped diagonals



(a) $C = A \cdot B$ in P_0 from processor point-of-view



(b) computation in P_0 with presorted A

Figure 8: $\mathbf{C} = \mathbf{A} \cdot \mathbf{B}$ in P_{0} from processor point-of-view where P = 2, Q = 3 and $M L_{b} = 12$. Gluins of \mathbf{A} are presented in (b). The shaded area of \mathbf{A} and \mathbf{B} represents blocks to be multiplied, and that of \mathbf{C} represents blocks to be updated by the multiplication.

$$_b = N _b =$$

		_			_						_
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
					K ·	- 0					

Figure 6: Snapshot of NDM algorithm In this case P = 2, Q = 3, and so the L C M of P and Q is 6. In each stage, two ([L b/L C M] = 12/6) wrapped diagonals are columnast. The total number of stages is L C M.

phase in the outer loop Figure 7 shows the four ($\begin{bmatrix} L & b/Q \end{bmatrix} = 12/3$) wrapped diagonal blocks of **B** broadcast in each stage. The pseudocode for this version of the algorithm is the same as that shown in Figure 5, except that "L C M" is replaced by "Q." This is called the "NDP2 (Mitiple Dagonal Broadcast 2)" algorithm

In inplementing the MD2 algorithm the granularity of the algorithm is increased. In the first stage shown in Figure 7 (K1 =0), the first processor P_{0} multiplies a colum block **A** (A(0:11:2, 0)) with B(0, 0), B(0, 3), B(0, 6) and B(0, 9). These blocks of **B** are horizontally adjacent in the 2-dimensional submatrix in P_{0} , and formal long block row B(0, 0:11:3). These operations are replaced by one multiplication P_{0} multiplies a long block colum of **A** (A(0:11:2, 0)) with a long block row of **B** (B(0, 0:11:3)). The confined multiplication looks like a block version of the outer product operation. Since $[L_{b}/LCM] = 2$, P_{0} needs to do another outer product operation at the same step, A(0:11:2, 6) with B(6, 0:11:3), as shown in Figure 8 (a).

In ND2 algorithm the granularity of the algorithm is maximzed P ₀ has two block rows of **B** to broadcast (B(0, 0:11:3) and B(6, :11:3)), which are condensed to one large matrix (B(0:11:6, 0:11:3)) for economical commications. If block columns of **A** are presorted with radix LCM in the beginning of the algorithm (or radix LCM/Q in each processor) as shown in Figure 8 (b), two block columns of **A**(A(0:11:2, 0) and A(0:11:2, 6)) are accessed as one large matrix (A(0:11:2, 0:11:6)). Now P ₀ can complete its operation with one large matrix multiplication of A(0:11:2, 0:11:6) and B(0:11:6, 0:11:3). All processors compute one matrix multiplication in each step instead of [L b/LCM] multiplications. The

```
IOK1 = 0, LCM = 1
                   _{b}/LCM blocks of B (B(I, J : N : LCM), I = 0 : I_{b},
   [Columnast L
    J = MD (I + K1, LCM) along each column of template
   IOK2 = 0, L = h/LCM - 1
       K = K1 + K2 \times LCM
       PAROI = 0, M
                          b - 1
          KP = MD (K + MD)
                                   (I, LCM)_{,b})L
          PAROJ = 0, N = b - 1
              (\mathcal{C}I, J) = (\mathcal{C}I, J) + \mathcal{A}I, KP ) \cdot \mathcal{B}(KP, J)
          FNDP#FID
       ENDPARD
   ENDIØ
    [Roll Alleftwards]
ENDIØ
```

Figure 5: NDM algorithm which is a distributed matrix multiplication algorithms uitable for a block scattered decomposition. The outer K loop has been split into loops over K1 and K2 so that the communication for several steps can be sent in a single massage.

L C M blocks as an L C M block. Books belong to the sam processor if their relative locations are the samineach square L C M block. The concept of the L C M block is very useful, since an algorithmmay be developed for the first L C M block, and then be applied to the other L C Mblocks, which all have the sam structure and data distribution as the first L C M block. That is, when an operation is executed on a block of the first L C M block, the sam operation can be done similtaneously on other blocks, which have the sam relative location in each L C Mblock

For a block scattered decorposition the commitcation latency can be reduced by perform ing mitiple instances of the outer K loop (see Figure 3) together. The commitcation latency is reduced when instances of the outer K loop separated by LCM are grouped together, as shown in Figure 5. We call this the NDB (Mitiple Dagonal Broachast 1) algorithm In this case the parallel algorithm proceeds in LCM stages, in each of which [L binom b/LCM] blocks of the B matrix are broachast down each column of the template by a single commitcation phase in the outer loop. In Figure 6 we show the two ([L binom b/LCM] = 12/6) wrapped diagonal blocks of B broachast in the first two stages of the algorithm. The size of the submatrices mitiplied in each processor cannot be increased and it is the same as in the SDB algorithm.

The commitcation latency can be reduced even further by noting that the data for matrix **A** returns to the processor in which it started after **A** has been relied Q times. Thus, we introduce a third variant of the parallel algorithm that proceeds in Q stages, in each of which $\lfloor L_b/Q \rfloor$ blocks of **B** are broadcast down each template column by a single commitcation

0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
0	1	2	0	1	2	0	1	2	0	1	2
3	4	5	3	4	5	3	4	5	3	4	5
					K =	= 0					

Figure 4: Snapshot of SDB algorithm The blocks of the matrix **B** commitcated in the first two stages of the matrix multiplication algorithmare shown shaded. In this case P = 2 and Q = 3. In each stage, only one wrapped diagonal is columnast. The total number of stages is L_b .

3.2. Matrix Multiplication Algorithmwith Block Scattered Decomposition

Wnowconsider the mitiplication of matrices distributed with a block scattered decomposition. The block sizes for matrices A and B are $r \gg \text{ and } s \neq t$, respectively, where r, s, and t are arbitrary. In this case the surmation in row I starts at K = I, so the blocks of **B** broadcast in each stage lie along diagonal stripes. The parallel algorithm proceeds in ${\cal L}$ $_b$ stages, in each of which one block of **B** is broadcast along each column of the template, and **A** is rolled leftwards. Weall this the SDB (Single Dagonal Broadcast) algorithm Figure 4 shows, from the matrix point-of-view the wapped diagonal blocks of **B** broadcast in the first two stages of the SIB algorithm where **B** with 12×12 blocks is distributed over a 2×3 template. Only one wrapped diagonal is columnast in each stage. In implementing the algorithm the size of the submatrices multiplied in each processor should be maximized to optimize the performance of the sequential **xGWM** routine. From the processor point-of-view as shown in Figure 2 (b), the first processor P $_{0}$ has A(0:11:2, 0:11:3) and B(0:11:2, 0: 11: 3), and it will have C(0: 11: 2, 0: 11: 3) after the computation. In the first stage of Figure 4 (K = 0), P_{0} multiplies A(0, 0), A(2, 0), \cdots , A(10, 0) with B(0, 0). These operations can be confined as one matrix multiplication since blocks of $A(0, 0), A(2, 0), \cdots$, A(10, 0) are 0. The processor mitiplies a long block column of $\mathbf{A}(A(0:11:2, 0))$ vertically adjacent in Pwith one block B(0, 0). This is the reason why we prefer a scheme of columnwise broadcasting **B** to a schem of rowise broadcasting **A** in our Fortran implementation, where 2-dimensional arrays are stored by colums.

Denoting the least commutiple of P and Q by LCM, we refer to a square of $LCM \times$

Figure 3: Adistributed block scattered matrix mitiplication algorithm. The PAHOS indicate over which indices the data are decomposed. All indices refer to blocks of elements. Commication phases are indicated in square brackets.

block rows and $N = {}_{b}$ block colume. Block (I, J) of C is then given by

$$C(I , J) = \sum_{K=0}^{L_b - 1} A(I , K) \cdot B(K, J)$$
(2)

where $I = 0, 1, \ldots, M - 1, J = 0, 1, \ldots, M - 1$. In Equation 2 the order of summation is arbitrary.

Ex et al. initially considered only the case of square matrices in which each processor contains a single rowor a single column of blocks. That is, the blocks that start the summation lie along the diagonal. The summation is started at a different point for each block rowof \mathbf{C} so that in the phase of the parallel algorithm corresponding to summation index K, A(I, K) and B(K, J) can be multiplied in the processor to which C(I, J) is assigned

This requires each processor containing a block of **B** to be mitiplied in step K to broadcast that block along the column of the processor template at the start of the step. Also **A** must be rolled leftwards at the end of the step so that each column is overwritten by the one to the right, with the first column wrapping round to overwrite the last column. The pseudcode for this algorithm is shown in Figure 3. Another variant of this algorithm involves broadcasting blocks of **A** over rows, and rolling **B** upwards.

In Figure 3 and subsequent figures a "columnast" is a commication phase in which one data item(typically a block, or set of blocks) is taken from each block column of the matrix and is broadcast to all the other processors in the same column of the processor template. A "rowast" is similar, but broadcasts a data itemfrom each block row of the matrix to all processors in the same row of the template.



Figure 2: Ametrix **A** with 12×12 blocks is distributed over a 2×3 processor template. (a) Fronthe matrix point-of-view Eachshaded and unshaded area represents a different template. The numbered squares represent blocks of elements, and the number indicates at which location in the processor template the block is stored – all blocks labeled with the sam number are stored in the sam processor. The *slanted* numbers, on the left and on the top of the matrix, represent global indices of block rowand block column, respectively. (b) From the processor point-of-view each processor has 6×4 blocks.

3. Algorithm

Billustrate the basic parallel algorithme consider a matrix Adistributed over a 2-dimensional processor template as shown in Figure 2 (a), where A with 12 × 12 blocks is distributed over a 2 × 3 template. If the matrix distribution is seen from the processor point-of-view as in Figure 2 (b), each processor has several blocks of the matrix and the scattered blocks, A(0, 0), A(2, 0), A(4, 0), A(10, 0) are vertically adjacent in the 2-dimensional array in the first processor P_{-0} , and can be accessed as one long block column A(0: 11: 2, 0). In the same way, A(0, 0), A(0, 3), A(0, 6), A(0, 9) are horizontally adjacent in P_{-0} , and can be accessed as one long block column A(0: 11: 2, 0). In the same way, A(0, 0), A(0, 0: 11: 3). We exploit this property in implementing the algorithms to deal with larger matrices instead of several small individual blocks. Wassum data are stored by column in both our Fortran 77 and message passing implementation. In general, the algorithms are presented from the matrix point-of-view which is simpler and easier to understand. In dealing with the implementation details, we explain the algorithms from the processor point-of-view.

3.1. The Basic Matrix Multiplication Algorithm

Our matrix mitiplication algorithmis a block scattered variant of that of Ex, Hey, and Oto

[20], that deals with arbitrary rectangular processor templates.

Suppose the matrix **A** has M_{b} block rows and L_{b} block columns, and the matrix **B** has L_{b}

b



Figure 1: Performance of DEFAMEn one i800 processor of the Delta. (a) The routine is tested with $\mathbf{A}_{M \times M} \cdot \mathbf{B}_{M \times M}$, $\mathbf{A}_{M \times M/2} = \mathbf{B}_{M/2 \times M}$, and $\mathbf{A}_{M/2 \times M} \cdot \mathbf{B}_{M \times M/2}$, where "" denotes matrix multiplication, and (b) tested with $\mathbf{A}_{500 \times M} \cdot \mathbf{B}_{M \times 500}$ and $\mathbf{A}_{M \times 500} \cdot \mathbf{B}_{500 \times M}$.

a nonscattered distributed version of xGMM and transforming the data decomposition to this form if necessary each timexGMM is called, or of providing a scattered version and thereby avoiding having to transform the data decomposition. Wort for the latter solution because it is more general, and does not *i mpose* on the user the necessity of potentially costly decomposition transformations. Since the nonscattered decomposition is just a special case of the scattered decomposition in which the block size is given by r = [M/P] and s = [N/Q], where the natrix size is $M \times N$, the user still has the option of using a moscattered decomposition for the matrix mitiplication and transforming between decompositions if necessary. The Basic linear Agebra Cammication Suprograms (BAS) are intended to perform decomposition transformations of this type [4 , 12, 17].

The decompositions of all matrices involved in a call to a Level 3 HAS routine must be compatible with respect to the operation performed. To ensure compatibility we impose the condition that all the matrices be decomposed over the same $P \rtimes Q$ processor template. Must distributed Level 3 HAS routines will also require conditions on the block size to ensure compatibility. For example, in performing the matrix multiplication $\mathbf{C} = \mathbf{A} \cdot \mathbf{B}$, if the block size of \mathbf{A} is $r \gg$ then that of \mathbf{B} and \mathbf{C} must be $s \gg t$ and $r \gg t$, respectively.

Another advantageous aspect of the distributed level 3 HAS is that often a distributed routine will call sequential level 3 HAS routines. For example, the distributed version of xCENA(I described in Section 3.2, consists of a series of steps in each of which each processor multiplies two local matrices by a call to the sequential version of xCENA(I Sime highly optinized assembly-coded versions of the sequential level 3 HAS already exist on most processors we can take advantage of these in the distributed implementation.

Figure 1 (a) shows the performance of the **IOFMU** routine for square matrices on one i800 processor of the Intel Taulistone Folta. In general, performance improves with increasing matrix size and saturates for matrices of size greater than M = 150. Figure 1 (b) shows that in our Fortran implementation, for monopare matrices, a multiplication a column shape of **A** by a rowshape of **B** is more efficient than its opposite. In both the square and monopare cases, the size of the matrices multiplied should be maximized in order to optimize performance of the sequential assembly-coded version of xGeMFourines. Thus, in the FUMA routines, instead of multiplying individual blocks successively on each processor, blocks are conglormrated to form larger matrices which are then multiplied.

The distributed Level 3 BAS routines have similar argument lists to the sequential Level 3 BAS routines. In the distributed xCENM routine, for example, original matrices A and B, are preserved as in the sequential routine. Users, who are familiar with the sequential routines, should have no difficulty in using the distributed routines.

- 3-

plementations of matrix multiplication algorithms on distributed memory machines [20] Many of themare limited in their use since they are implemented with a pure block (nonscattered) distribution, or specific (not general-purpose) data distribution, and/or on square processor configurations with a specific number of processors (column and/or rownurbers of processors are powers of 2). The HMMA package eliminates all of these constraints.

The first part of this paper focuses on the design and implementation of the non-transposed matrix miltiplication routine on distributed memory concurrent computers. Withen deal with the other cases. Aparallel matrix transpose algorithm in which a matrix with a block scattered decomposition is transposed over a two-dimensional processor mash, is presented in a separate paper [10]. All routines are implemented in Fortran 77 plus message passing and compared on the Intel Buchstone Data computer.

2. Design Issues

The way in which an algorithm's data are distributed over the processors of a concurrent computer has a major impact on the load balance and commication characteristics of the concurrent algorithm and hence largely determines its performance and scalability. The block scattered (or block cyclic) decomposition provides a simple, yet general-purpose, way of distributing a block-partitioned matrix on distributed manary concurrent computers. In the block scattered decomposition, described in detail in [8], a matrix is partitioned into blocks of size $r \gg$, and blocks separated by a fixed stride in the columnand row directions are assigned to the same processor. If the stride in the column and row directions is P and Q blocks respectively, then we require that P Q equals the number of processors, N $_p$. Thus, it is useful to imagine the processors arranged as a $P \times Q$ mash, or template. Then the processor at position (p, q) $(0 \le p < P, 0 \le q < Q)$ in the template is assigned the blocks indexed by,

$$(p + iP, q + jQ), \tag{1}$$

where $i = 0, \ldots, \lfloor (M - p - 1)/P \rfloor, j = 0, \ldots, \lfloor (N_b - q - 1)/Q \rfloor$, and $M = b \times N_b$ is the size of the matrix in blocks.

Bocks are scattered in this ways that good load balance can be mintained in algorithms, such as IU factorization [7 , 16], in which rows and/or columns of blocks of a matrix become eliminated as the algorithm progresses. However, for some of the distributed Level 3 HAS routines a scattered decomposition does not improve load balance, and may result in higher concurrent overhead. The general matrix-matrix matrix matrix for concurrent overhead are a matrix matrix matrix matrix matrix for overhead balance and may result in higher of such a routine for which a pure block (i.e., mascattered) decomposition is optimal when considering the routine in isolation. However, xCENMInay be used in an application for which, overall, a scattered decomposition is best. Ware faced with the choice of implementing

1. Introduction

Grrent advanced architecture computers possess hierarchical memories in which accesses to data in the upper levels of the memory hierarchy (registers, cache, and/or local memory) are faster than those in lower levels (shared or off-processor memory). One technique to mere effectively exploit the power of such machines is to develop algorithms that maximize reuse of data held in the upper levels of the hierarchy, thereby reducing the med for more expensive accesses to lower levels. For dense linear algebra computations this can be done by using block-partitioned algorithms, that is by recasting algorithms in forms that involve operations on submatrices, rather than individual matrix elements. An example of a block-partitioned algorithm of commity-used matrix-matrix operations, and are available in optimized formon met computing platforms ranging from verkstations up to supercomputers [13].

The Level 3 HAS have been successfully used as the building blocks of a number of applications, including LAPACK, a software library that uses block-partitioned algorithms for performing dense and banded linear algebra computations on vector and shared manary computers [2,3,9,11,14]. On shared manary machines block-partitioned algorithms reduce the number of times that data must be fetched from shared manary, while on distributed manary machines they reduce the number of messages required to get data from other processors. Thus, there has been much interest recently in developing versions of the Level 3 HAS for distributed manary concurrent computers [1 , ..., 6, 18, 19].

An important routine in the Level 3 **BAS** is **xCEWM** for performing matrix-matrix miltiplication. The general purpose routine performs the following operations:

$$\mathbf{C} \iff \alpha \mathbf{A} \cdot \mathbf{B} + \beta \mathbf{C}$$
$$\mathbf{C} \iff \alpha \mathbf{A}^T \cdot \mathbf{B} + \beta \mathbf{C}$$
$$\mathbf{C} \iff \alpha \mathbf{A}^T \cdot \mathbf{B}^T + \beta \mathbf{C}$$
$$\mathbf{C} \iff \alpha \mathbf{A} \cdot \mathbf{B}^T + \beta \mathbf{C}$$
$$\mathbf{C} \iff \alpha \mathbf{A}^T \cdot \mathbf{B}^T + \beta \mathbf{C}$$

where "" denotes matrix multiplication, **A**, **B** and **C** are matrices, and α and β are scalars.

In this paper, we present the Parallel Universal Matrix Maltiplication Agorithms (PUMA) for performing the above operations on distributed memory concurrent computers. Universal means that the PUMAA include all the above multiplication routines and that their performance depends weakly on processor configuration and block size. A block scattered data distribution is used, which can reproduce many of the commendate distributions used in dense linear algebra computations [8 , 16], as discussed in the next section. There have been many im-

PUMA:

PARALLEL UNI VERSAL MATRI X MILTI PLI CATI ON ALGORI TH MS ON DI STRI BUTED MEMORY CONCURRENT COMPUTERS

Jaeyoung Choi Jack J. Dongarra David W Wiker

Abstract

This paper describes the Parallel Universal Matrix Multi plication Algorithms (PUMMA) on distributed memory concurrent computers. The PUMMA package includes not only the non-transposed matrix multiplication routine $\mathbf{C} = \mathbf{A} \cdot \mathbf{B}$, but also transposed multiplication routines $\mathbf{C} = \mathbf{A}^T \cdot \mathbf{B}$, $\mathbf{C} = \mathbf{A} \cdot \mathbf{B}^T$, and $\mathbf{C} = \mathbf{A}^T \cdot \mathbf{B}^T$, for a block scattered data distribution. The routines perform efficiently for a wide range of processor configurations and block sizes. The PUMMA together provide the same functionality as the Level 3 BLAS routine xGEMM. Details of the parallel implementation of the routines are given, and results are presented for runs on the Intel Touchstone Delta computer.

Gaterts

1	Introduction.
2	Design Issues
3	Agorithma
	3.1 The Basic Matrix Maltiplication Algorithm.
	3.2 Matrix Matiplication Agorithmwith Bock Scattered Decomposition
	3.3 Tarsposed Matrix Matiplication Agent thm $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}$
	3.4 Mitiplication of Transposed Matrices, $\mathbf{C} = \mathbf{A}$ $T \cdot \mathbf{B}^T \dots \dots$
4	Results
	4.1 Comparison of Three Matrix Multiplication Aggrithms.
	4.2 Generison with Teansposed Matrix Mitiplication Aggrithms.
	4.3 Results with Optimized Commication Rutines for the Intel Delta
5	Carclusions and Remarks
6	References

$\operatorname{ORNL}/\operatorname{TM}12252$

Engineering Physics and Mathematics Division

Mathematical Sciences Section

PUMA:

PARALLEL UNI VERSAL MATRI X MULTI PLI CATI ON ALGORI THMS ON DI STRI BUTED MEMORY CONCURRENT COMPUTERS

Jaeycung Chci § Jack J. Dangarra §† David W. Warker §

 Mathematical Sciences Section Ok Roge National Laboratory P.O Box 2008, Bodg. 6012 Ok Roge, TN37831-6367
 Department of Computer Science

University of Enressee at Knoxville 107 Agres Hall Knoxville, TN 37996-1301

Date Rublished: May 1993

Research was supported by the Aplied Mthematical Sciences Research Program of the Offic of Energy Research, U.S. Department of Energy, by the Defense Akamed Research Projects Agency under contract DMI03-91-G0047, administered by the Amp Research Offic, and by the Center for Research on Parallel Computing

> Prepared by the Oak Roge National Laboratory Oak Roge, Tennessee 37831 managed by Martin Marietta Energy Systems, Inc. for the US. DEPARIMINTOP ENERCY under Contract No. DE AC05-84O621400