

The IMACS World Congress

Computational and Applied Mathematics & Applications in Science and Engineering

August 3-5, 2009 The University of Georgia Center for Continuing Education Athens, Georgia USA

1

## Current Trends in High Performance Computing and Challenges for Mathematical Software

### Jack Dongarra

University of Tennessee Oak Ridge National Laboratory University of Manchester





H. Meuer, H. Simon, E. Strohmaier, & JD

- Listing of the 500 most powerful Computers in the World
- Yardstick: Rmax from LINPACK MPP

Ax = b, dense problem

- Updated twice a year SC'xy in the States in November Meeting in Germany in June
  - All data available from www.top500.org









## Looking at the Gordon Bell Prize

(Recognize outstanding achievement in high-performance computing applications and encourage development of parallel processing )

- I GFlop/s; 1988; Cray Y-MP; 8 Processors
  - Static finite element analysis
- 1 TFlop/s; 1998; Cray T3E; 1024 Processors
  - Modeling of metallic magnet atoms, using a variation of the locally self-consistent multiple scattering method.



- □ 1 PFlop/s; 2008; Cray XT5; 1.5x10<sup>5</sup> Processors
  - Superconductive materials



□ 1 EFlop/s; ~2018; ?; 1x10<sup>7</sup> Processors (10<sup>9</sup> threads)

## Performance Development in Top500



## Distribution of the Top500





Rank	Site	Computer	Country	Cores	Rmax [Tflops]	% of Peak
1	DOE / NNSA Los Alamos Nat Lab	Roadrunner / IBM BladeCenter QS22/LS21	USA	129,600	1,105	76
2	DOE / OS Oak Ridge Nat Lab	Jaguar / Cray Cray XT5 QC 2.3 GHz	USA	150,152	1,059	77
3	Forschungszentrum Juelich (FZJ)	Jugene / IBM Blue Gene/P Solution	Germany	294,912	825	82
4	NASA / Ames Research Center/NAS	Pleiades / SGI SGI Altix ICE 8200EX	USA	51,200	480	79
5	DOE / NNSA Lawrence Livermore NL	BlueGene/L IBM eServer Blue Gene Solution	USA	212,992	478	80
6	NSF NICS/U of Tennessee	Kraken / Cray Cray XT5 QC 2.3 GHz	USA	66,000	463	76
7	DOE / OS Argonne Nat Lab	Intrepid / IBM Blue Gene/P Solution	USA	163,840	458	82
8	NSF TACC/U. of Texas	Ranger / Sun SunBlade x6420	USA	62,976	433	75
9	DOE / NNSA Lawrence Livermore NL	Dawn / IBM Blue Gene/P Solution	USA	147,456	415	83
10	Forschungszentrum Juelich (FZJ)	JUROPA /Sun - Bull SA NovaScale /Sun Blade	Germany	26,304	274	89



Rank	Site	Computer	Country	Cores	Rmax [Tflops]	% of Peak	Power [MW]	Flops/ Watt
1	DOE / NNSA Los Alamos Nat Lab	Roadrunner / IBM BladeCenter QS22/LS21	USA	129,600	1,105	76	2.48	446
2	DOE / OS Oak Ridge Nat Lab	Jaguar / Cray Cray XT5 QC 2.3 GHz	USA	150,152	1,059	77	6.95	151
3	Forschungszentrum Juelich (FZJ)	Jugene / IBM Blue Gene/P Solution	Germany	294,912	825	82	2.26	365
4	NASA / Ames Research Center/NAS	Pleiades / SGI SGI Altix ICE 8200EX	USA	51,200	480	79	2.09	230
5	DOE / NNSA Lawrence Livermore NL	BlueGene/L IBM eServer Blue Gene Solution	USA	212,992	478	80	2.32	206
6	NSF NICS/U of Tennessee	Kraken / Cray Cray XT5 QC 2.3 GHz	USA	66,000	463	76		
7	DOE / OS Argonne Nat Lab	Intrepid / IBM Blue Gene/P Solution	USA	163,840	458	82	1.26	363
8	NSF TACC/U. of Texas	Ranger / Sun SunBlade x6420	USA	62,976	433	75	2.0	217
9	DOE / NNSA Lawrence Livermore NL	Dawn / IBM Blue Gene/P Solution	USA	147,456	415	83	1.13	367
10	Forschungszentrum Juelich (FZJ)	JUROPA /Sun - Bull SA NovaScale /Sun Blade	Germany	26,304	274	89	1.54	178



## LANL Roadrunner A Petascale System in 2008



## ORNL/UTK Computer Power Cost Projections 2008-2012

- Over the next 5 years ORNL/UTK will deploy 2 large Petascale systems
- Using 15 MW today
- By 2012 close to 50MW!!
- Power costs greater than \$10M today.
- Cost estimates based on \$0.07 per KwH



**ORNL** Computing Power Projections

Power consumption and thermal management gas becomes the architectural driver for future large systems and may be a limiting factor.

Cost Per Year



# Power Cost of Frequency

- Power  $\propto$  Voltage<sup>2</sup> x Frequency (V<sup>2</sup>F)
- Frequency ~ Voltage

<ul> <li>Power «Frequencv<sup>3</sup></li> </ul>							
	Cores	V	Freq	Perf	Power	PE (Bops/W	att)
Superscalar	1	1	1	1	1	1	
"New" Superscalar	1X	1.5X	1.5X	1.5X	3.3X	0.45X	
							1

# Power Cost of Frequency

- Power  $\propto$  Voltage<sup>2</sup> x Frequency (V<sup>2</sup>F)
- Frequency ~ Voltage



50% more performance with 20% less power

Preferable to use multiple slower devices, than one superfast device

# Parallelism in 2009?

- These arguments are no longer theoretical
- All major processor vendors are producing multicore chips
  - Every machine will soon be a parallel machine
  - To keep doubling performance, parallelism must double
- Which commercial applications can use this parallelism?
  - Do they have to be rewritten from scratch?
- Will all programmers have to be parallel programmers?
  - New software model needed
  - Try to hide complexity from most programmers eventually
  - In the meantime, need to understand it
- Computer industry betting on this big change, but does not have all the answers

Moore's Law Reinterpreted

- Number of cores per chip doubles every 2 year, while clock speed remains fixed or decreases
- Need to deal with systems with millions of concurrent threads
  - Future generation will have billions of threads!
- Number of threads of execution doubles every 2 year

Ç

## Major Changes to Software

- Must rethink the design of our software
  - Another disruptive technology
    - Similar to what happened with cluster computing and message passing
  - Rethink and rewrite the applications, algorithms, and software
- Numerical libraries for example will change
  - For example, both LAPACK and ScaLAPACK will undergo major changes to accommodate this

## Five Important Features to Consider When <u>Computing at Scale</u>

- Effective Use of Many-Core and Hybrid architectures
  - Dynamic Data Driven Execution
  - Block Data Layout
- Exploiting Mixed Precision in the Algorithms
  - Single Precision is 2X faster than Double Precision
  - With GP-GPUs 10x
- Self Adapting / Auto Tuning of Software
  - Too hard to do by hand
- Fault Tolerant Algorithms
  - With 1,000,000's of cores things will fail
- Communication Avoiding Algorithms
  - For dense computations from O(n *log* p) to O(*log* p) communications
  - GMRES s-step compute (x, Ax, A<sup>2</sup>x, ... A<sup>s</sup>x)

Parallel Linear Algebra Software for Multicore Architectures (PLASMA)



Parallel Linear Algebra Software for Multicore Architectures (PLASMA)



Parallel Linear Algebra Software for Multicore Architectures (PLASMA)



Parallel Linear Algebra Software for Multicore Architectures (PLASMA)

Software/Algorithms follow hardware evolution in time						
LINPACK (70's) (Vector operations)		Rely on - Level-1 BLAS operations				
LAPACK (80's) (Blocking, cache friendly)		Rely on - Level-3 BLAS operations				
ScaLAPACK (90's) (Distributed Memory)		Rely on - PBLAS Mess Passing				
PLASMA (00's) New Algorithms (many-core friendly)		Rely on - a DAG/scheduler - block data layout - some extra kernels				

Those new algorithms

- have a very low granularity, they scale very well (multicore, petascale computing, ... )
- removes a lots of dependencies among the tasks, (multicore, distributed computing)
- avoid latency (distributed computing, out-of-core)
- rely on fast kernels

Those new algorithms need new kernels and rely on efficient scheduling algorithms.

## **Coding for an Abstract Multicore**

Parallel software for multicores should have two characteristics:

- Fine granularity:
  - High level of parallelism is needed
  - Cores will probably be associated with relatively small local memories. This requires splitting an operation into tasks that operate on small portions of data in order to reduce bus traffic and improve data locality.
- Asynchronicity:
  - As the degree of thread level parallelism grows and granularity of the operations becomes smaller, the presence of synchronization points in a parallel execution seriously affects the efficiency of an algorithm.

# Steps in the LAPACK LU



23







Parallel Linear Algebra Software for Multicore Architectures

- Asychronicity
  - Avoid fork-join (Bulk sync design)
- Dynamic Scheduling
  - Out of order execution
- Fine Granularity
  - Independent block operations
- Locality of Reference
  - Data storage Block Data Layout

Lead by Tennessee and Berkeley similar to LAPACK/ScaLAPACK as a community effort



DGETRF - Intel64 Xeon quad-socket quad-core (16 cores) - th. peak 153.6 Gflop/s









**FOR** k = 0..TILES-1

 $A[k][k], T[k][k] \leftarrow \mathsf{DGRQRT}(A[k][k])$ 

**FOR** 
$$m = k+1..TILES-1$$

 $A[k][k], A[m][k], T[m][k] \leftarrow \mathsf{DTSQRT}(A[k][k], A[m][k], T[m][k])$ 

$$\textbf{FOR} \; n = k+1..TILES-1$$

 $A[k][n] \leftarrow \mathsf{DLARFB}(A[k][k], T[k][k], A[k][n])$ 

**FOR** m = k+1..TILES-1

 $A[k][n], A[m][n] \leftarrow \mathsf{DSSRFB}(A[m][k], T[m][k], A[k][n], A[m][n])$ 

- input matrix stored and processed by square tiles
- complex DAG



### QR -- quad-socket, dual-core Opteron



29

# Future Computer Systems

- Most likely be a hybrid design
- Think standard multicore chips and accelerator (GPUs)
- Today accelerators are attached
- Next generation more integrated
- Intel's Larrabee in 2010
  - 8,16,32,or 64 x86 cores
- AMD's Fusion in 2011



Intel Larrabee

- Multicore with embedded graphics ATI
- Nvidia's plans?



 Match algorithmic requirements to architectural strengths of the hybrid components Multicore : small tasks/tiles Accelerator: large data parallel tasks



- e.g. split the computation into tasks; define critical path that "clears" the way for other large data parallel tasks; proper schedule the tasks execution
- Design algorithms with well defined "search space" to facilitate auto-tuning

## Performance of Single Precision on Conventional Processors

- Realized have the similar situation on our commodity processors.
  - That is, SP is 2X as fast as DP on many systems
- The Intel Pentium and AMD Opteron have SSE2
  - 2 flops/cycle DP
  - 4 flops/cycle SP
- IBM PowerPC has
   AltiVec
  - 8 flops/cycle SP
  - 4 flops/cycle DP
    - No DP on AltiVec

	Size	S GEMM/ DGEMM	Size	S GEMV/ DGEMV
AMD Opteron				
246	3000	2.00	5000	1.70
UltraSparc-lle	3000	1.64	5000	1.66
Intel PIII Coppermine	3000	2.03	5000	2.09
PowerPC 970	3000	2.04	5000	1.44
Intel Woodcrest	3000	1.81	5000	2.18
Intel XEON	3000	2.04	5000	1.82
Intel Centrino Duo	3000	2.71	5000	2.21

Single precision is faster because:

- Operations are faster
- Reduced data motion
- Larger blocks gives higher locality in cache

## Idea Goes Something Like This...

- Exploit 32 bit floating point as much as possible.
  - Especially for the bulk of the computation
- Correct or update the solution with selective use of 64 bit floating point to provide a refined results
- Intuitively:
  - Compute a 32 bit result,
  - Calculate a correction to 32 bit result using selected higher precision and,
  - Perform the update of the 32 bit results with the correction using high precision.

## Mixed-Precision Iterative Refinement

• Iterative refinement for dense systems, Ax = b, can work this way.

L U = Iu(A)	<i>O</i> ( <i>n</i> <sup>3</sup> )
$x = L \setminus (U \setminus b)$	<b>O</b> ( <i>n</i> <sup>2</sup> )
r = b - Ax	<i>O</i> ( <i>n</i> <sup>2</sup> )
WHILE    r    not small enough	
$z = L \setminus (U \setminus r)$	$O(n^2)$
x = x + z	<b>O</b> (n <sup>1</sup> )
r = b - Ax	$O(n^2)$
END	

 Wilkinson, Moler, Stewart, & Higham provide error bound for SP fl pt results when using DP fl pt.

## Mixed-Precision Iterative Refinement

Iterative refinement for dense systems, Ax = b, can work this way.

L U = lu(A)	SINGLE	<b>O</b> (n <sup>3</sup> )
x = L\(U\b)	SINGLE	<b>O</b> ( <i>n</i> <sup>2</sup> )
r = b - Ax	DOUBLE	<b>O</b> ( <i>n</i> <sup>2</sup> )
WHILE    r    not small enough		
z = L (U r)	SINGLE	<b>O</b> ( <i>n</i> <sup>2</sup> )
$\mathbf{x} = \mathbf{x} + \mathbf{z}$	DOUBLE	<b>O</b> ( <i>n</i> <sup>1</sup> )
r = b - Ax	DOUBLE	<b>O</b> ( <i>n</i> <sup>2</sup> )
FND		

- Wilkinson, Moler, Stewart, & Higham provide error bound for SP fl pt results when using DP fl pt.
- It can be shown that using this approach we can compute the solution to 64-bit floating point precision.
  - Requires extra storage, total is 1.5 times normal;
  - O(n<sup>3</sup>) work is done in lower precision
  - O(n<sup>2</sup>) work is done in high precision
  - Problems if the matrix is ill-conditioned in sp; O(10<sup>8</sup>)

# Results for Mixed Precision Iterative Refinement for Dense Ax = b



	Architecture (BLAS)
1	Intel Pentium III Coppermine (Goto)
2	Intel Pentium III Katmai (Goto)
u	Sun UltraSPARC lle (Sunperf)
4	Intel Pentium IV Prescott (Goto)
5	Intel Pentium IV-M Northwood (Goto)
6	AMD Opteron (Goto)
7	Cray X1 (libsci)
8	IBM Power PCG5 (2.7 GHz)VecLib)
9	Compaq Alpha EV6 (CXML)
10	IBM SP Power3 (ESSL)
11	SGI Octane (ATLAS)

- Single precision is faster than DP because:
  - Higher parallelism within vector units
    - > 4 ops/cycle (usually) instead of 2 ops/cycle
  - Reduced data motion
    - 32 bit data instead of 64 bit data
  - Higher locality in cache
    - More data items in cache

# Results for Mixed Precision Iterative Refinement for Dense Ax = b



	Architecture (BLAS)
1	Intel Pentium III Coppermine (Goto)
2	Intel Pentium III Katmai (Goto)
ω	Sun UltraSPARC lle (Sunperf)
4	Intel Pentium IV Prescott (Goto)
5	Intel Pentium IV-M Northwood (Goto)
6	AMD Opteron (Goto)
7	Cray X1 (libsci)
8	IBM Power PCG5 (2.7 GHz)VecLib)
9	Compaq Alpha EV6 (CXML)
10	IBM SP Power3 (ESSL)
11	SGI Octane (ATLAS)

Architecture (BLAS-MPI)	# procs	п	DP Solve /SP Solve	DP Solve /Iter Ref	# iter
AMD Opteron (Goto – OpenMPI MX)	32	22627	1.85	1.79	6
AMD Opteron (Goto – OpenMPI MX)	64	32000	1.90	1.83	6

- Single precision is faster than DP because:
  - Higher parallelism within vector units
    - > 4 ops/cycle (usually) instead of 2 ops/cycle
  - Reduced data motion
    - 32 bit data instead of 64 bit data
  - Higher locality in cache
    - More data items in cache



### Sparse Direct Solver and Iterative Refinement

## MUMPS package based on multifrontal approach which generates small dense matrix multiplies



Tim Davis's Collection, n=100K - 3M

# Sparse Iterative Methods (PCG)

### Outer/Inner Iteration

Outer iterations using 64 bit floating point

Inner iteration: In 32 bit floating point



## • Outer iteration in 64 bit floating point and inner iteration in 32 bit floating point

### Mixed Precision Computations for Sparse Inner/Outer-type Iterative Solvers



# Intriguing Potential

- Exploit lower precision as much as possible
  - Payoff in performance
    - Faster floating point
    - Less data to move
- Automatically switch between SP and DP to match the desired accuracy
  - Compute solution in SP and then a correction to the solution in DP
- Potential for GPU, FPGA, special purpose processors
  - Use as little you can get away with and improve the accuracy
- Applies to sparse direct and iterative linear systems and Eigenvalue, optimization problems, where Newton's method is used.  $x_{i+1} = x_i - \frac{f(x_i)}{f'(x_i)}$

$$x_{i+1} - x_i = -\frac{f(x_i)}{f'(x_i)}$$

Correction = - A (b - Ax)





- Trends in HPC:
  - High end systems with thousand of processors.
- Increased probability of a system. failure
  - Most nodes today are robust, 3 year life.
  - Mean Time to Failure is growing shorter as systems grow and devices shrink.
- MPI widely accepted in scientific computing.
  - Process faults not tolerated in MPI model.
- Mismatch between hardware and (non fault-tolerant) programming paradigm of MPI.









# Three Ideas for Fault Tolerant Linear Algebra Algorithms

- Lossless diskless check-pointing for iterative methods
  - Checksum maintained in active processors
  - On failure, roll back to checkpoint and continue
  - No lost data

### **Diskless Checkpointing**



- When failure occurs:
  - control passes to user supplied handler
  - "subtraction" performed to recover missing data
  - > P4 takes on role of P1
  - Execution continue

P4 takes on the identity of P1 and the computation continues.



### Three Ideas for Fault Tolera **Diskless Checkpointing** ICLU P0 Linear Algebra Algorithms P2

- Lossless diskless check-pointing for iterative methods
  - Checksum maintained in active processors
  - On failure, roll back to checkpoint and continue
  - No lost data •

### Lossy approach for iterative methods

- No checkpoint for computed data maintained
- On failure, approximate missing data and carry on
- Lost data but use approximation to recover

### Lossy Algorithm : Basic Idea

 Let us assume that the exact solution of the system Ax=b is stored on different processors by rows





#### When failure occurs:

- > control passes to user supplied handler
- > "subtraction" performed
- to recover missing data
- > P4 takes on role of P1
- Execution continue

P4 takes on the identity of P1 and the computation continues.



P4

P3

### Three Ideas for Fault Tolera **Diskless Checkpointing** ICLUT Linear Algebra Algorithms

- P0 P4 P2 P3
- When failure occurs:
  - > control passes to user supplied handler
  - > "subtraction" performed
  - to recover missing data
  - > P4 takes on role of P1
  - Execution continue

P4 takes on the identity of P1 and the computation continues.



- Checksum maintained in active processors
- On failure, roll back to checkpoint and continue
- No lost data
- Lossy approach for iterative methods
  - No checkpoint maintained
  - On failure, approximate missing data and carry on
  - Lost data but use approximation to recover
- **Check-pointless methods for dense** algorithms
  - Checksum maintained as part of computation
  - No roll back needed; No lost data



### Lossy Algorithm : Basic Idea

Let us assume that the exact solution of the system Ax=b is stored on different processors by rows



#### 3 steps

Step 1: recover a processor and a running parallel environment (the job of the FT-MPI library) Step 2: recover A<sub>21</sub> A<sub>22</sub>, ..., A<sub>n2</sub> and b<sub>2</sub>

(the original data) on the failed processor Step 3: Notice that

 $\begin{array}{c} A_{21} X_1 + A_{22} X_2 + \dots + A_{2n} X_n = b_2 \Rightarrow \\ \hline Y = A_{-1} (b_{-1} \nabla A_{-1} V) \end{array}$ 

### An Example: ScaLAPACK/PBLAS Matrix Multiplication



- Single failure during computation can be recovered from the checksum relationship
- By using a floating-point version Reed-Solomon code, multiple failures can be tolerated

## Exascale Computing

### Google: exascale computing study

ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems

Peter Kogge, Editor & Study Lead Keren Bergman Shekhar Borkar Dan Campbell William Carlson William Dally Monty Denneau Paul Franzon William Harrod Kerry Hill Jon Hiller Sherman Karp Stephen Keckler Dean Klein Robert Lucas Mark Richards Al Scarpelli Steven Scott Allan Snavely Thomas Sterling **R. Stanley Williams** Katherine Yelick







September 28, 2008

This work was sponsored by DARPA IPTO in the ExaScale Computing Study with Dr. William Harrod as Program Manager; AFRL contract number FA8650-07-C-7724. This report is published in the interest of scientific and technical information exchange and its publication does not constitute the Government's approval or disapproval of its ideas or findings

#### NOTICE

Using Government drawings, specifications, or other data included in this document for any purpose other than Government procurement does not in any way obligate the U.S. Government. The fact that the Government formulated or supplied the drawings, specifications, or other data does not license the holder or any other person or corporation; or convey any rights or permission to manufacture, use, or sell any patented invention that may relate to them.

APPROVED FOR PUBLIC RELEASE, DISTRIBUTION UNLIMITED.

Exascale Computing

- Exascale systems are likely feasible by 2017±2
- 10-100 Million processing elements (cores or mini-cores) with chips perhaps as dense as 1,000 cores per socket, clock rates will grow more slowly
- 3D packaging likely
- Large-scale optics based interconnects
- 10-100 PB of aggregate memory
- Hardware and software based fault management
- Heterogeneous cores
- Performance per watt stretch goal 100 GF/watt of sustained performance ⇒ >> 10 - 100 MW Exascale system
- Power, area and capital costs will be significantly higher than for today's fastest systems

Google: exascale computing study

ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems

Peter Kogge, Editor & Study Lead Keren Bergman Shekhar Borkar Dan Campbell William Carlson William Dally Monty Denneau Paul Franzon William Harrod Kerry Hill Jon Hiller Sherman Karr Stephen Keckle Dean Klein Robert Lucas Mark Richards Al Scarpelli Steven Scott Allan Snavely Thomas Sterling R. Stanley Willia



Katherine Yelick September 28, 2008

is work was sponsored by DARPA IPTO in the ExaScale Computing Study with Dr. William Harrod Program Manager, AFRL contract number FA8650-07-C-7724. This report is published in the terest of scientific and technical information exchange and its publication does not constitute the vormment's approval or disapproval of its ideas or findings

NOTICE

Using Government drawings, specifications, or other data included in this document for any purpose other than Government procurement does not in any way oblight the U.S. Government. The fact that the Government formulated or supplies the drawings, specifications, or other data does not license the holder or any other person or corporation; or convey any rights or permission t manufacture, uso, or all any patential investion that may relate to them.

APPROVED FOR PUBLIC RELEASE, DISTRIBUTION UNLIMITED.

Conclusions

- For the last decade or more, the research investment strategy has been overwhelmingly biased in favor of hardware.
- This strategy needs to be rebalanced barriers to progress are increasingly on the software side.
- Moreover, the return on investment is more favorable to software.
  - Hardware has a half-life measured in years, while software has a half-life measured in decades.
- High Performance Ecosystem out of balance
  - Hardware, OS, Compilers, Software, Algorithms, Applications
    - No Moore's Law for software, algorithms and applications

Collaborators / Support

Employment opportunities for post-docs in the ICL group at Tennessee

PLASMA Parallel Linear Algebra Software for Multicore Architectures

http://icl.cs.utk.edu/plasma/

MAGMA Matrix Algebra on GPU and Multicore Architectures

**Contact Jack Dongarra** 







Web	Images	Video	News	<u>Maps</u>	Desktop	more »
C	dongarra					Advanced Search
	(	Google Se	arch 📕	m Feeling	Lucky	Language Tools

New! Try Docs & Spreadsheets and share your projects instantly.

Advertising Programs - Business Solutions - About Google

©2006 Google

### If you are wondering what's beyond ExaFlops

		<b>10</b> <sup>24</sup>	yotta
Mega	, Giga, Tera,	10 <sup>27</sup>	xona
Dota Eva Zotta		<b>10</b> <sup>30</sup>	weka
I CI		10 <sup>33</sup>	vunda
103	kilo	10 <sup>36</sup>	uda
105	KIIO	10 <sup>39</sup>	treda
100	mega	<b>10</b> <sup>42</sup>	sorta
109	giga	<b>10</b> <sup>45</sup>	rinta
10 <sup>12</sup>	tera	10 <sup>48</sup>	quexa
<b>10</b> <sup>15</sup>	peta	<b>10</b> <sup>51</sup>	pepta
10 <sup>18</sup>	exa	10 <sup>54</sup>	ocha
10 <sup>21</sup>	zetta	10 <sup>57</sup>	nena
		1060	minga
			mmya

**10**<sup>63</sup>

luma